5 refresh bus cycles, 6 guidelines for designing dram controllers, Table 71. identification of refresh bus cycles – Intel 80C188XL User Manual

5 refresh bus cycles, 6 guidelines for designing dram controllers, Table 71. identification of refresh bus cycles | Intel 80C188XL User Manual | Page 184 / 405