Intel AS/400 RISC Server - Manual (Page 346)

2. Memory speed differences account for some slight variations in performance difference
between models.
3. CPW values for Power System models introduced in October 2008 were based on IBM i 6.1
plus enhancements in post-release PTFs.
C.1.4 CPW values for IBM Power Systems - IBM i operating system
9200-32650 2 - 8 2x4MB / 32MB 4.2 4966 550 (8204-E8A)
7750-27600 2 - 8 2x4MB / 32MB 3.5 4965 550 (8204-E8A)
15600 4 2x4MB / 0MB 4.2 5635 520 (8203-E4A)
8300 2 2x4MB / 0MB 4.2 5634 520 (8203-E4A)
4300 1 2x4MB / 0MB 4.2 5633 520 (8203-E4A)
Processor
CPW
CPU (2)
Range
L2/L3 cache (1)
per chip
Chip Speed
GHz
Processor
Feature
Model
Table C.1.4. CPW values for Power System Models
*Note: 1. These models have a dedicated L2 cache per processor core, and share the L3 cache
between two processor cores.
2. The range of the number of processor cores per system.
3. Memory speed differences account for some slight variations in performance difference
between models.
4. CPW values for Power System models introduced in October 2008 were based on IBM i 6.1
plus enhancements in post-release PTFs.
C.2 V6R1 Additions (August 2008)
C.2.1 CPW values for the IBM Power 595 - IBM i operating system
256200 128000 93800 66400 35500 2x4MB / 32MB 4200 4694 595 (9119-FHA)
294700 147900 108100 77000 41000 2x4MB / 32MB 5000 4695 595 (9119-FHA)
64 cores (2)
(2x32)
32 cores 24 cores 16 cores 8 cores
L2/L3 cache (1)
per chip
Chip Speed
MHz
Processor
Feature
Model
Processor CPW
Table C.2.1. CPW values for Power System Models
*Note: 1. These models have a dedicated L2 cache per processor core, and share the L3 cache
between two processor cores.
2. This configuration was measured with two 32-core partitions running simultaneously on a 64
core system
C.3 V6R1 Additions (April 2008)
C.3.1 CPW values for IBM Power Systems - IBM i operating system
IBM i 6.1 Performance Capabilities Reference - January/April/October 2008
©
Copyright IBM Corp. 2008 Appendix C CPW, CIW and MCU for System i Platform 346