Samsung S3F80JB User Manual

Page 69

Advertising
background image

CONTROL REGISTERS

S3F80JB

4-2

Table 4-1. Mapped Registers (Bank0, Set1)

Register Name

Mnemonic

Decimal

Hex

R/W

Timer 0 Counter

T0CNT

208

D0H

R

(NOTE)

Timer 0 Data Register

T0DATA

209

D1H

R/W

Timer 0 Control Register

T0CON

210

D2H

R/W

Basic Timer Control Register

BTCON

211

D3H

R/W

Clock Control Register

CLKCON

212

D4H

R/W

System Flags Register

FLAGS

213

D5H

R/W

Register Pointer 0

RP0

214

D6H

R/W

Register Pointer 1

RP1

215

D7H

R/W

Location D8H is not mapped.

Stack Pointer (Low Byte)

SPL

217

D9H

R/W

Instruction Pointer (High Byte)

IPH

218

DAH

R/W

Instruction Pointer (Low Byte)

IPL

219

DBH

R/W

Interrupt Request Register

IRQ

220

DCH

R

(NOTE)

Interrupt Mask Register

IMR

221

DDH

R/W

System Mode Register

SYM

222

DEH

R/W

Register Page Pointer

PP

223

DFH

R/W

Port 0 Data Register

P0 224 E0H

R/W

Port 1 Data Register

P1

225

E1H

R/W

Port 2 Data Register

P2

226

E2H

R/W

Port 3 Data Register

P3

227

E3H

R/W

Port 4 Data Register

P4

228

E4H

R/W

Port 2 Interrupt Enable Register

P2INT

229

E5H

R/W

Port 2 Interrupt Pending Register

P2PND

230

E6H

R/W

Port 0 Pull-up Resistor Enable Register

P0PUR

231

E7H

R/W

Port 0 Control Register (High Byte)

P0CONH

232

E8H

R/W

Port 0 Control Register (Low Byte)

P0CONL

233

E9H

R/W

Port 1 Control Register (High Byte)

P1CONH

234

EAH

R/W

Port 1 Control Register (Low Byte)

P1CONL

235

EBH

R/W

Port 2 Control Register (High Byte)

P2CONH

236

ECH

R/W

Port 2 Control Register (Low Byte)

P2CONL

237

EDH

R/W

Port 2 Pull-up Enable Register

P2PUR

238

EEH

R/W

Port 3 Control Register

P3CON

239

EFH

R/W

Port 4 Control Register

P4CON

240

F0H

R/W

Port 0 Interrupt Enable Register

P0INT

241

F1H

R/W

Port 0 Interrupt Pending Register

P0PND

242

F2H

R/W

Advertising