National Instruments Isolated Analog Input Device NI PXI-4224 User Manual
National Instruments Receivers and Amplifiers
Advertising
Table of contents
Document Outline
- NI PXI-4224 User Manual
- Support
- Important Information
- Conventions
- Contents
- Chapter 1 About the NI PXI-4224
- Chapter 2 Connecting Signals
- Connecting Signals to the NI PXI-4224
- Front Signal Connector
- Analog Input Connections
- Figure 2-2. Unshielded Floating Signal Source Connection Using a D-SUB Connector
- Figure 2-3. Unshielded Grounded Signal Source Connection Using a D-SUB Connector
- Figure 2-4. Shielded Floating Signal Source Connection Using a D-SUB Connector
- Figure 2-5. Shielded Grounded Signal Source Connection Using a D-SUB Connector
- Figure 2-6. Unshielded Floating Signal Source Connection Using a Terminal Block
- Figure 2-7. Unshielded Grounded Signal Source Connection Using a Terminal Block
- Figure 2-8. Shielded Floating Signal Source Connection Using a Terminal Block
- Figure 2-9. Shielded Grounded Signal Source Connection Using a Terminal Block
- Floating Signal Source Connection
- Ground-Referenced Signal Connection
- Shielded Ground-Referenced Signal Connection (Recommended)
- Connecting Signals to the NI PXI-4224
- Chapter 3 Configuring and Testing
- Chapter 4 Theory of Operation
- Chapter 5 Using the NI PXI-4224
- Appendix A Specifications
- Overvoltage Protection
- Analog Input
- Accuracy
- Transfer Characteristics
- Calibration
- Memory
- Digital Triggers
- PXI Trigger Bus
- PCI Bus Interface
- Power Requirements
- Physical
- Maximum Working Voltage
- Isolation Voltages
- Environmental
- Safety
- Electromagnetic Compatibility
- Online Product Certification
- Environmental Management
- Appendix B Timing Signal Information
- Figure B-1. Typical Posttriggered Sequence
- Figure B-2. Typical Pretriggered Sequence
- Figure B-3. AI START TRIG Input Signal Timing
- Figure B-4. AI START TRIG Output Signal Timing
- Figure B-5. AI REF TRIG Input Signal Timing
- Figure B-6. AI REF TRIG Output Signal Timing
- Figure B-7. AI SAMP CLK Input Signal Timing
- Figure B-8. AI SAMP CLK Output Signal Timing
- Figure B-9. AI CONV CLK Input Signal Timing
- Figure B-10. AI CONV CLK Output Signal Timing
- Figure B-11. AI SAMPLE CLK TIMEBASE Signal Timing
- Figure B-12. AI HOLD COMPLETE Signal Timing
- Appendix C Removing the NI PXI-4224
- Appendix D Common Questions
- Which version of NI-DAQ works with the NI PXI-4224 and how do I get the most current version of NI-DAQ?
- Does the NI PXI-4224 have hardware analog triggering?
- Is the NI PXI-4224 an isolated device?
- When no signal is connected to the NI PXI-4224, what behavior should I expect?
- How do I program the NI PXI-4224?
- How do I perform an external calibration of the NI PXI-4224?
- Glossary
- Index