Hardware mode control, 1 fpga h/w control, Table 1. mclk and clock/data routing options – Cirrus Logic CDB53L21 User Manual

Hardware mode control, 1 fpga h/w control, Table 1. mclk and clock/data routing options | Provide c, Section 3 | Cirrus Logic CDB53L21 User Manual | Page 13 / 33