Altera SCFIFO User Manual

Scfifo and dcfifo ip cores user guide, Configuration methods

Advertising
background image

SCFIFO and DCFIFO IP Cores User Guide

2014.12.17

UG-MFNALT_FIFO

Subscribe

Send Feedback

Altera provides FIFO functions through the parameterizable single-clock FIFO (SCFIFO) and dual-clock

FIFO (DCFIFO) megafunction IP cores The FIFO functions are mostly applied in data buffering

applications that comply with the first-in-first-out data flow in synchronous or asynchronous clock

domains.
The specific names of the IP cores are as follows:
• SCFIFO: single-clock FIFO

• DCFIFO: dual-clock FIFO (supports same port widths for input and output data)

• DCFIFO_MIXED_WIDTHS: dual-clock FIFO (supports different port widths for input and output

data)

Note: The term “DCFIFO” refers to both the DCFIFO and DCFIFO_MIXED_WIDTHS IP cores, unless

specified.

Configuration Methods

You can configure and build the FIFO IP cores with the following methods:

Table 1: Configuration Methods

Method

Description

Using the FIFO parameter editor.

Altera recommends using this method to build your

FIFO IP cores. It is an efficient way to configure and

build the FIFO IP cores. The FIFO parameter editor

provides options that you can easily use to

configure the FIFO IP cores.

Manually instantiating the FIFO IP cores.

Use this method only if you are an expert user. This

method requires that you know the detailed specifi‐

cations of the IP cores. You must ensure that the

input and output ports used, and the parameter

values assigned are valid for the FIFO IP cores you

instantiate for your target device.

Related Information

Introduction to Altera IP Cores

Provides general information about the Quartus II Parameter Editor

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising
This manual is related to the following products: