Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Manual

Device family support, Altera iopll ip core parameters, Altera iopll ip core parameters - pll tab

Advertising
background image

Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core

User Guide

2015.05.04

UG-01155

Subscribe

Send Feedback

The Altera IOPLL megafunction IP core allows you to configure the settings of Arria

®

10 I/O PLL.

Altera IOPLL IP core supports the following features:
• Supports six different clock feedback modes: direct, external feedback, normal, source synchronous,

zero delay buffer, and LVDS mode.

• Generates up to nine clock output signals for the Arria 10 device.

• Switches between two reference input clocks.

• Supports adjacent PLL (

adjpllin

) input to connect with an upstream PLL in PLL cascading mode.

• Generates the Memory Initialization File (.mif) and allows PLL dynamic reconfiguration.

• Supports PLL dynamic phase shift.

Related Information

Introduction to Altera IP Cores

Provides more information about the Altera IP cores and the parameter editor.

Operation Modes

on page 8

Output Clocks

on page 8

Reference Clock Switchover

on page 9

PLL-to-PLL Cascading

on page 9

Device Family Support

The Altera IOPLL IP core only supports the Arria 10 device family.

Altera IOPLL IP Core Parameters

The Altera IOPLL IP core parameter editor appears in the PLL category of the IP Catalog.

Altera IOPLL IP Core Parameters - PLL Tab

Table 1: Altera IOPLL IP Core Parameters - PLL Tab

Parameter

Legal Value

Description

Device Family

Arria 10

Specifies the device family.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising