Altera I/O Buffer (ALTIOBUF) IP Core User Manual

I/o buffer (altiobuf) ip core user guide, Altiobuf features, I/o buffer and dynamic delay integration

Advertising
background image

I/O Buffer (ALTIOBUF) IP Core User Guide

2014.12.15

UG-01024

Subscribe

Send Feedback

The ALTIOBUF megafunction IP core implements either an I/O input buffer (ALTIOBUF_in), I/O

output buffer (ALTIOBUF_out), or I/O bidirectional buffer (ALTIOBUF_bidir). You can configure the IP

core through the IP Catalog and parameter editor in the Quartus

®

II software.

This user guide assumes that you are familiar with IP cores and how to configure them.

Related Information

Introduction to Altera IP Cores

Provides general information about Altera IP cores

ALTIOBUF Features

The ALTIOBUF IP core provides the following features:
• Capable of bus-hold circuitry

• Can enable differential mode

• Can specify open-drain output

• Can specify output enable port (

oe

)

• Can enable dynamic termination control ports for I/O bidirectional buffers

• Can enable series and parallel termination control ports for I/O output buffers and I/O bidirectional

buffers

• Can enable dynamic delay chains for I/O buffers

I/O Buffer and Dynamic Delay Integration

Altera recommends that you use the ALTIOBUF IP core to utilize the I/O buffers for any purpose that

includes LVDS interfaces (using the ALTLVDS IP core), DDR interfaces (using the ALTDDIO_IN,

ALTDDIO_OUT, ALTDDIO_BIDIR, ALTDQ, ALTDQS, and ALTDQ_DQS IP cores) and dynamic on-

chip termination (OCT) control (using the ALTOCT IP core).

ALTIOBUF Common Application

The I/O buffers have standard capabilities such as bus-hold circuitry, differential mode, open-drain

output, and output enable port.
One of the key applications for this IP core is to have more direct termination control of the buffers. By

enabling series and parallel termination control ports for the I/O output buffers and I/O bidirectional

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising