Document Outline

• LSI53C875A PCI to Ultra SCSI
• Controller
  • Chapter1 General Description
    • Figure1.1 Typical LSI53C875A System Application
    • Figure1.2 Typical LSI53C875A Board Application
    • 1.1 New Features in the LSI53C875A
    • 1.2 Benefits of Ultra SCSI
    • 1.3 TolerANT® Technology
    • 1.4 LSI53C875A Benefits Summary
      • 1.4.1 SCSI Performance
      • 1.4.2 PCI Performance
      • 1.4.3 Integration
      • 1.4.4 Ease of Use
      • 1.4.5 Flexibility
      • 1.4.6 Reliability
      • 1.4.7 Testability
  • Chapter2 Functional Description
    • Figure2.1 LSI53C875A Block Diagram
    • 2.1 PCI Functional Description
      • 2.1.1 PCI Addressing
      • 2.1.2 PCI Bus Commands and Functions Supported
        • Table 2.1 PCI Bus Commands and Encoding Types for the LSI53C875A
      • 2.1.3 PCI Cache Mode
        • Table 2.2 PCI Cache Mode Alignment
    • 2.2 SCSI Functional Description
      • 2.2.1 SCRIPTS Processor
      • 2.2.2 Internal SCRIPTS RAM
      • 2.2.3 64-Bit Addressing in SCRIPTS
      • 2.2.4 Hardware Control of SCSI Activity LED
      • 2.2.5 Designing an Ultra SCSI System
      • 2.2.6 Prefetching SCRIPTS Instructions
      • 2.2.7 Opcode Fetch Burst Capability
      • 2.2.8 Load and Store Instructions
      • 2.2.9 JTAG Boundary Scan Testing
      • 2.2.10 SCSI Loopback Mode
      • 2.2.11 Parity Options
        • Table 2.3 Bits Used for Parity Control and Generation
        • Table 2.4 SCSI Parity Control
        • Table 2.5 SCSI Parity Errors and Interrupts
        • Figure2.2 Parity Checking/Generation
      • 2.2.12 DMA FIFO
        • Figure2.3 DMA FIFO Sections
        • Figure2.4 LSI53C875A Host Interface SCSI Data Paths
      • 2.2.13 SCSI Bus Interface
        • Figure2.5 Regulated Termination for Ultra SCSI
      • 2.2.14 Select/Reselect During Selection/Reselection
      • 2.2.15 Synchronous Operation
        • Figure2.6 Determining the Synchronous Transfer Rate
      • 2.2.16 Interrupt Handling
      • 2.2.17 Chained Block Moves
        • Figure2.7 Block Move and Chained Block Move Instructions
    • 2.3 Parallel ROM Interface
      • Table 2.6 Parallel ROM Support
    • 2.4 Serial EEPROM Interface
      • 2.4.1 Default Download Mode
        • Table 2.7 Mode A Serial EEPROM Data Format
      • 2.4.2 No Download Mode
    • 2.5 Power Management
      • Table 2.8 Power States
      • 2.5.1 Power State D0
      • 2.5.2 Power State D1
      • 2.5.3 Power State D2
      • 2.5.4 Power State D3
  • Chapter3 Signal Descriptions
    • 3.1 LSI53C875A Functional Signal Grouping
      • Figure3.1 LSI53C875A Functional Signal Grouping
    • 3.2 Signal Descriptions
      • 3.2.1 Internal Pull-ups on LSI53C875A Signals
        • Table 3.1 LSI53C875A Internal Pull-ups
    • 3.3 PCI Bus Interface Signals
      • 3.3.1 System Signals
        • Table 3.2 System Signals
      • 3.3.2 Address and Data Signals
        • Table 3.3 Address and Data Signals
      • 3.3.3 Interface Control Signals
        • Table 3.4 Interface Control Signals
      • 3.3.4 Arbitration Signals
        • Table 3.5 Arbitration Signals
      • 3.3.5 Error Reporting Signals
        • Table 3.6 Error Reporting Signals
      • 3.3.6 Interrupt Signal
        • Table 3.7 Interrupt Signal
    • 3.4 SCSI Bus Interface Signals
      • 3.4.1 SCSI Bus Interface Signal
        • Table 3.8 SCSI Bus Interface Signal
      • 3.4.2 SCSI Signals
        • Table 3.9 SCSI Signals
      • 3.4.3 SCSI Control Signals
        • Table 3.10 SCSI Control Signals
    • 3.5 GPIO Signals
      • Table 3.11 GPIO Signals
    • 3.6 ROM Flash and Memory Interface Signals
      • Table 3.12 ROM Flash and Memory Interface Signals
    • 3.7 Test Interface Signals
      • Table 3.13 Test Interface Signals
    • 3.8 Power and Ground Signals
      • Table 3.14 Power and Ground Signals
    • 3.9 MAD Bus Programming
      • Table 3.15 Decode of MAD Pins
  • Chapter4 Registers
    • 4.1 PCI Configuration Registers
      • Table 4.1 PCI Configuration Register Map
    • 4.2 SCSI Registers
      • Table 4.2 SCSI Register Address Map
      • Table 4.3 Examples of Synchronous Transfer Periods and Rates for SCSI-1
      • Table 4.4 Example Transfer Periods and Rates for Fast SCSI-2 and Ultra SCSI
      • Table 4.5 Maximum Synchronous Offset
      • Table 4.6 SCSI Synchronous Data FIFO Word Count
    • 4.3 64-Bit SCRIPTS Selectors
    • 4.4 Phase Mismatch Jump Registers
  • Chapter5 SCSI SCRIPTS Instruction Set
    • 5.1 Low Level Register Interface Mode
    • 5.2 High Level SCSI SCRIPTS Mode
      • Table 5.1 SCRIPTS Instructions
      • 5.2.1 Sample Operation
        • Figure5.1 SCRIPTS Overview
    • 5.3 Block Move Instruction
      • 5.3.1 First Dword
        • Table 5.2 SCSI Information Transfer Phase
      • 5.3.2 Second Dword
    • 5.4 I/O Instruction
      • 5.4.1 First Dword
      • 5.4.2 Second Dword
    • 5.5 Read/Write Instructions
      • 5.5.1 First Dword
      • 5.5.2 Second Dword
      • 5.5.3 Read-Modify-Write Cycles
      • 5.5.4 Move To/From SFBR Cycles
        • Table 5.3 Read/Write Instructions
    • 5.6 Transfer Control Instructions
      • 5.6.1 First Dword
        • Table 5.4 Transfer Control Instructions
        • Table 5.5 SCSI Phase Comparisons
      • 5.6.2 Second Dword
    • 5.7 Memory Move Instructions
      • 5.7.1 First Dword
      • 5.7.2 Read/Write System Memory from SCRIPTS
      • 5.7.3 Second Dword
      • 5.7.4 Third Dword
    • 5.8 Load and Store Instructions
      • 5.8.1 First Dword
      • 5.8.2 Second Dword
  • Chapter6 Electrical Specifications
    • 6.1 DC Characteristics
      • Table 6.1 Absolute Maximum Stress Ratings
      • Table 6.2 Operating Conditions
      • Table 6.3 Input Capacitance
      • Table 6.4 Bidirectional Signals—MAD[7:0], MAS/[1:0], MCE/, MOE/, MWE/
      • Table 6.5 Bidirectional Signals—GPIO0_FETCH/, GPIO1_MASTER/, GPIO[2:4]
      • Table 6.6 Bidirectional Signals—AD[31:0], C_BE[3:0]/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/...
      • Table 6.7 Input Signals—CLK, GNT/, IDSEL, RST/, SCLK, TCK, TDI, TEST_HSC, TEST_RST, TMS, TRST/
      • Table 6.8 Output Signal—TDO
      • Table 6.9 Output Signals—IRQ/, MAC/_TESTOUT, REQ/
      • Table 6.10 Output Signal—SERR/
    • 6.2 TolerANT Technology Electrical Characteristics
      • Table 6.11 TolerANT Technology Electrical Characteristics for SE SCSI Signals
      • Figure6.1 Rise and Fall Time Test Condition
      • Figure6.2 SCSI Input Filtering
      • Figure6.3 Hysteresis of SCSI Receivers
      • Figure6.4 Input Current as a Function of Input Voltage
      • Figure6.5 Output Current as a Function of Output Voltage
    • 6.3 AC Characteristics
      • Table 6.12 External Clock
      • Figure6.6 External Clock
      • Table 6.13 Reset Input
      • Figure6.7 Reset Input
      • Table 6.14 Interrupt Output
      • Figure6.8 Interrupt Output
    • 6.4 PCI and External Memory Interface Timing Diagrams
      • 6.4.1 Target Timing
        • Table 6.15 PCI Configuration Register Read
        • Figure6.9 PCI Configuration Register Read
        • Table 6.16 PCI Configuration Register Write
        • Figure6.10 PCI Configuration Register Write
        • Table 6.17 32-Bit Operating Register/SCRIPTS RAM Read
        • Figure6.11 32-Bit Operating Register/SCRIPTS RAM Read
        • Table 6.18 64-Bit Address Operating Register/SCRIPTS RAM Read
        • Figure6.12 64-Bit Address Operating Register/SCRIPTS RAM Read
        • Table 6.19 32-Bit Operating Register/SCRIPTS RAM Write
        • Figure6.13 32-Bit Operating Register/SCRIPTS RAM Write
        • Table 6.20 64-Bit Address Operating Register/SCRIPTS RAM Write
        • Figure6.14 64-Bit Address Operating Register/SCRIPTS RAM Write
      • 6.4.2 Initiator Timing
        • Table 6.21 Nonburst Opcode Fetch, 32-Bit Address and Data
        • Figure6.15 Nonburst Opcode Fetch, 32-Bit Address and Data
        • Table 6.22 Burst Opcode Fetch, 32-Bit Address and Data
        • Figure6.16 Burst Opcode Fetch, 32-Bit Address and Data
        • Table 6.23 Back-to-Back Read, 32-Bit Address and Data
        • Figure6.17 Back-to-Back Read, 32-Bit Address and Data
        • Table 6.24 Back-to-Back Write, 32-Bit Address and Data
        • Figure6.18 Back-to-Back Write, 32-Bit Address and Data
        • Table 6.25 Burst Read, 32-Bit Address and Data
        • Figure6.19 Burst Read, 32-Bit Address and Data
        • Table 6.26 Burst Read, 64-Bit Address and Data
        • Figure6.20 Burst Read, 64-Bit Address and Data
        • Table 6.27 Burst Write, 32-Bit Address and Data
        • Figure6.21 Burst Write, 32-Bit Address and Data
        • Table 6.28 Burst Write, 64-Bit Address and 32-Bit Data
        • Figure6.22 Burst Write, 64-Bit Address and 32-Bit Data
      • 6.4.3 External Memory Timing
        • Table 6.29 External Memory Read
        • Figure6.23 External Memory Read
        • Table 6.30 External Memory Write
        • Figure6.24 External Memory Write
        • Table 6.31 Normal/Fast Memory (³ 128 Kbytes) Single Byte Access Read Cycle
        • Figure6.25 Normal/Fast Memory (³ 128 Kbytes) Single Byte Access Read Cycle
        • Table 6.32 Normal/Fast Memory (³ 128 Kbytes) Single Byte Access Write Cycle
        • Figure6.26 Normal/Fast Memory (³ 128 Kbytes) Single Byte Access Write Cycle
        • Figure6.27 Normal/Fast Memory (³ 128 Kbytes) Multiple Byte Access Read Cycle
        • Figure6.28 Normal/Fast Memory (³ 128 Kbytes) Multiple Byte Access Write Cycle
        • Table 6.33 Slow Memory (£ 128 Kbytes) Read Cycle
        • Figure6.29 Slow Memory (£ 128 Kbytes) Read Cycle
        • Table 6.34 Slow Memory (£ 128 Kbytes) Write Cycle
        • Figure6.30 Slow Memory (£ 128 Kbytes) Write Cycle
        • Table 6.35 £ 64 Kbytes ROM Read Cycle
        • Figure6.31 £ 64 Kbytes ROM Read Cycle
        • Table 6.36 £ 64 Kbyte ROM Write Cycle
        • Figure6.32 £ 64 Kbyte ROM Write Cycle
    • 6.5 SCSI Timing Diagrams
      • Table 6.37 Initiator Asynchronous Send
      • Figure6.33 Initiator Asynchronous Send
      • Table 6.38 Initiator Asynchronous Receive
      • Figure6.34 Initiator Asynchronous Receive
      • Table 6.39 Target Asynchronous Send
      • Figure6.35 Target Asynchronous Send
      • Table 6.40 Target Asynchronous Receive
      • Figure6.36 Target Asynchronous Receive
      • Table 6.41 SCSI-1 Transfers (5.0 Mbytes)
      • Table 6.42 SCSI-2 Fast Transfers 10.0 Mbytes (8-Bit Transfers) or 20.0 Mbytes (16-Bit Transfers) ...
      • Table 6.43 Ultra SCSI Transfers 20.0 Mbytes (8-Bit Transfers) or 40.0 Mbytes (16-Bit Transfers) Q...
      • Figure6.37 Initiator and Target Synchronous Transfer
    • 6.6 Package Diagrams
      • Figure6.38 LSI53C875A 160-Pin PQFP Mechanical Drawing
      • Table6.44 160 PQFP Pin List by Location
      • Figure6.39 169-Pin BGA Mechanical Drawing
      • Table6.45 169 BGA Pin List by Location
  • AppendixA Register Summary
    • TableA.1 LSI53C875A PCI Register Map
    • TableA.2 LSI53C875A SCSI Register Map
  • AppendixB External Memory Interface Diagram Examples
    • FigureB.1 16 Kbyte Interface with 200 ns Memory
    • FigureB.2 64 Kbyte Interface with 150 ns Memory
    • FigureB.3 128 Kbytes, 256 Kbytes, 512 Kbytes, or 1 Mbyte Interface with 150 ns Memory
    • FigureB.4 512 Kbyte Interface with 150 ns Memory
  • Index
  • Customer Feedback