5 gpio edge detect status register (gedr), Table 4-21. gedr0 bit definitions – Intel PXA26X User Manual

5 gpio edge detect status register (gedr), Table 4-21. gedr0 bit definitions | Intel PXA26X User Manual | Page 124 / 624