3 servicing an interrupt, 5 channel states, 6 read and write order – Intel PXA26X User Manual

3 servicing an interrupt, 5 channel states, 6 read and write order | Intel PXA26X User Manual | Page 167 / 624