1 processor and dma fifo access, 2 trailing bytes in the receive fifo, 1 time-out – Intel PXA26X User Manual

1 processor and dma fifo access, 2 trailing bytes in the receive fifo, 1 time-out | Intel PXA26X User Manual | Page 551 / 624