Pld power management, Psd chip select input (csi, pd2), Input clock – ST & T UPSD3212C User Manual

Pld power management, Psd chip select input (csi, pd2), Input clock | Input control signals, Table 99. power management mode registers pmmr0 | ST & T UPSD3212C User Manual | Page 124 / 163