System memory, Video memory, Pci bus – FUJITSU ErgoPro m664 User Manual

Page 63: Serial port communication, System bios, Video bios, Agp interface, Pci bus enhanced ide interface

Advertising
background image

PC Specialist's Handbook

ErgoPro m664-series

Edition 1 - Release 1 - March 1998

Page 6-3

The multi mode port interface logic and buffers are placed in the NS PC97307 Super I/O controller.

In addition to selecting mode of the parallel port in the RSU (Advanced/Peripheral Configuration menu), I/O,
IRQ and DMA settings can manually be set in the RSU, too. More information about available settings of the
parallel port, see Advance/Peripheral menu settings in section 3 in this handbook.

Serial port communication

It comprises 2 high speed NS16550A compatible UARTs with send/receive 16 Byte FIFOs. The 2 connectors
are 9-pin standard RS-232C D-type connectors. The UARTs are placed in the NS’s PC97307 Super I/O
controller.

System can be waked up from a sleep mode when the modem generates the Ring Indicator signal, this function
is available on both serial port ports. This Wake On modem ring function can be enabled/disabled through the
Resident Set-up Utility (Boot menu). More information about available settings of the serial ports , see Boot
menu settings in section 3 in this handbook.

System BIOS

The PhoenixBIOS system BIOS is stored in the 2Mbit Flash EEPROM. The system BIOS has a boot block
which is not write protected by the jumper setting. The system BIOS is software upgradeable. The system
BIOS does not include video BIOS.

Video BIOS

The Video BIOS is located on the graphics adapter and is made by the manufacturer of the graphics adapter
(f.eg. in ATI Xpert@Work AGP and ATI 3D Charger graphics adapters the video BIOS is located in both of
these adapter and both have an original ATI video BIOS).

System memory

The system board has three 168-pin, 3.3 V, DIMM sockets for 64-bit wide, 4-clock, non-buffered, 100 MHz
SDRAM modules.

Video memory

The Video memory is located on the graphics adapter.

PCI bus

The PCI bus is PCI 2.1 specification compliant, running on 33 Mhz (i.e. synchronous to the system bus and
runs at half of the system bus frequency). PCI-to-PCI Bridge and altogether five (5) PCI bus master devices are
supported.

AGP interface

The graphics system is based on the Accelerated Graphics Port (AGP) specification. The system board has
one 124-pin ‘AGP expansion slot’ connector for one, AGP ATX form factor, graphics adapter.

PCI bus enhanced IDE interface

There are two enhanced PCI bus IDE controllers/interfaces (PCI master devices) on the system board,
integrated into the Intel 82371AB, i.e. PIIX4 controller, with Bus Master capability and synchronous DMA Mode
(i.e. Ultra DMA/33), and can handle up to four IDE devices. The 82371AB supports PIO modes 0 to 4 and DMA
multiword mode 2 timing up to 16 MB/s and Bus Master synchronous DMA mode up to 33 MB/s. Each IDE
device can have independent timings. It does not consume any ISA DMA channels. The IDE conroller has 16 *
32-bit buffers for IDE PCI burst transfers integrated.

Both the primary and the secondary IDE bus can handle up to 2 hard drives or other IDE devices. The BIOS has
support for ATAPI devices and it also supports booting from the CD-ROM.

The primary IDE interface, when enabled, reserves IRQ 14, and IRQ 15 is used if the secondary IDE controller
is enabled.

Advertising