Renesas H8SX/1668R - Manual (Page 39)

27
8. A/D converter
In the emulator, the evaluation chip and the slave chip are used to implement functions of Unit
0 and Unit 1, respectively, of the A/D converter. For this reason, when the A/D control register
(ADCR) has been set to start A/D conversion (with synchronization of units) by an external
trigger from the ADTRG0 pin, the interrupt timing at the end of the A/D conversion will be
different between Unit 0 and Unit 1.
9. Clock Input to the USB Module
While using the emulator, the frequency of the clock signal supplied to the USB module is
fixed to 48 MHz regardless of the EXTAL input by the user.
10. Subclock Operation
This emulator does not support subclock operation. Thus the following function and register
cannot be used:
•
32k timer
•
Subclock control register (SUBCKCR) of the clock pulse generator
•
Interrupt priority register D (IPRD to IPRD0)