Rainbow Electronics MAX5159 - Manual (Page 3)

MAX5158/MAX5159
Low-Power, Dual, 10-Bit, Voltage-Output DACs
with Serial Interface
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS—MAX5158 (continued)
(V DD = +5V ±10%, V REFA = V REFB = 2.048V, R L = 10k
Ω
, C L = 100pF, T A = T MIN to T MAX , unless otherwise noted. Typical values are
at T A = +25°C (OS_ tied to AGND for a gain of +2V/V).)
Note 1: Accuracy is specified from code 2 to code 1023.
Note 2: Accuracy is better than 1LSB for V
OUT
_ greater than 6mV and less than V
DD
- 50mV. Guaranteed by PSRR test at the
end points.
Note 3: Digital inputs are set to either V DD or DGND, code = 0000 hex, R L =
∞
.
Note 4: SCLK minimum clock period includes rise and fall times.
CS = V
DD , f DIN = 100kHz, V SCLK = 5Vp-p
I SOURCE = 2mA
(Note 4)
(Note 3)
(Note 3)
ns
Rail-to-rail (Note 2)
To 1/2LSB of full-scale, V STEP = 4V
40
I SINK = 2mA
t CL SCLK Pulse Width Low
CONDITIONS
ns 40 t CH SCLK Pulse Width High
nV-s 5 Digital Crosstalk
nV-s 5 Digital Feedthrough
µs 25 Time Required to Exit Shutdown
k Ω 24 34 R OS_ OSA or OSB Input Resistance
ns 100 t CP SCLK Clock Period
µA 0 ±1 Reference Current in Shutdown
µA 2 10 I DD(SHDN)
Power-Supply Current
in Shutdown
mA 0.5 0.65 I DD Power-Supply Current
V 4.5 5.5 V DD Positive Supply Voltage
ns 40 t DS SDI Setup Time
ns
V V DD - 0.5 V OH Output High Voltage
0 t CSH SCLK Rise to CS Rise Hold Time
ns 40 t CSS
CS Fall to SCLK Rise Setup Time
C LOAD = 200pF
V 0 to V DD Output Voltage Swing
µs 8 Output Settling Time
C LOAD = 200pF
ns 80
V 0.13 0.4 V OL Output Low Voltage
V/µs 0.75 SR Voltage Output Slew Rate
UNITS MIN TYP MAX SYMBOL PARAMETER
t DO2
SCLK Fall to DOUT
Valid Propagation Delay
ns 80 t DO1
SCLK Rise to DOUT
Valid Propagation Delay
ns 0 t DH SDI Hold Time
ns 100 t CSW
CS Pulse Width High
ns 40 t CS1
CS Rise to SCLK Rise Hold
ns 10 t CS0 SCLK Rise to CS Fall Delay
DIGITAL OUTPUTS (DOUT, UPO)
DYNAMIC PERFORMANCE
POWER SUPPLIES
TIMING CHARACTERISTICS