Rainbow Electronics MAX3673 User Manual

General description, Applications, Features

Advertising
background image

MAX3673

Low-Jitter Frequency Synthesizer

with Selectable Input Reference

________________________________________________________________

Maxim Integrated Products

1

19-4442; Rev 0; 2/09

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.

EVALUATION KIT

AVAILABLE

General Description

The MAX3673 is a low-jitter frequency synthesizer that
accepts two reference clock inputs and generates nine
phase-aligned outputs. The device features 40kHz jitter
transfer bandwidth, 0.3ps

RMS

(12kHz to 20MHz) inte-

grated phase jitter, and best-in-class power-supply
noise rejection (PSNR), making it ideal for jitter clean-
up, frequency translation, and clock distribution in wire-
less base-station applications.

The MAX3673 operates from a single +3.3V supply and
typically consumes 400mW. The IC is available in an
8mm x 8mm, 56-pin TQFN package, and operates from
-40°C to +85°C.

Applications

3G Wireless Base Stations

Frequency Translation

Jitter Cleanup

Clock Distribution

Features

Two Reference Clock Inputs: LVPECL
Nine Phase-Aligned Clock Outputs: LVPECL
Input Frequencies: 61.44MHz,122.88MHz,

245.76MHz, 307.2MHz

Output Frequencies: 61.44MHz, 122.88MHz,

153.6MHz, 245.76MHz, 307.2MHz

Low-Jitter Generation: 0.3ps

RMS

(12kHz to 20MHz)

Clock Failure Indicator for Both Reference Clocks
External Feedback Provides Zero-Delay Capability
Low Output Skew: 20ps Typical

Ordering Information

PART

TEMP RANGE

PIN-PACKAGE

MAX3673ETN+ -40

°C to +85°C 56

TQFN-EP*

SIGNAL QUALIFIER

AND

LOCK DETECT

POWER-ON

RESET

(POR)

IN0FAIL

IN1FAIL

LOCK

REFCLK0

REFCLK0

FB_IN

FB_SEL

FB_IN

REFCLK1

REFCLK1

MR

0

1

1

0

DIV M

DM

SEL_CLK

DA

DB

PFD

CP

DIV N

DIV A

DIV B

VCO

2.457GHz

61.44MHz

OUTA2

OUTA2

OUTA1

OUTA1

OUTA3

OUTA3

OUTA0

OUTB_EN

OUTA0

OUTA_EN

PLL_BYPASS

1

0

1

0

OUTB3

OUTB3

OUTB2

OUTB2

OUTB4

OUTB4

OUTB1

OUTB1

OUTB0

OUTB0

C

PLL

0.1

μF

C

REG

0.22

μF

MAX3673

Functional Diagram

+

Denotes a lead(Pb)-free/RoHS-compliant package.

*

EP = Exposed pad.

Pin Configuration and Typical Application Circuits appear at
end of data sheet.

Advertising