AAEON PFM-CVS Rev.A User Manual

Page 104

Advertising
background image

P C / 1 0 4 M o d u l e

P F M - C V S

Appendix D Electrical Specifications for I/O Ports

D-4

D.3 Digital I/O Register

GPIO Device Configuration Register (LDN 0x06)

Register 0x[HEX]

Register Name

F0

GPIO0 Output Enable Register

F1

GPIO0 Output Data Register

F2

GPIO0 Pin Status Register

E0

GPIO1 Output Enable Register

E1

GPIO1 Output Data Register

E2

GPIO1 Pin Status Register

D0

GPIO2 Output Enable Register

D1

GPIO2 Output Data Register

D2

GPIO2 Pin Status Register

C0

GPIO3 Output Enable Register

C1

GPIO3 Output Data Register

C2

GPIO3 Pin Status Register

B0

GPIO4 Output Enable Register

B1

GPIO4 Output Data Register

B2

GPIO4 Pin Status Register

A0

GPIO5 Output Enable Register

A1

GPIO5 Output Data Register

A2

GPIO5 Pin Status Register

90

GPIO6 Output Enable Register

Advertising