D.2 digital i/o register – AAEON EMB-A70M User Manual

Page 82

Advertising
background image

M i n i - I T X

E M B - A 7 0 M

Appendix D Electrical Specifications for I/O Ports

D-3

D.2 Digital I/O Register

Table 1 : Digital I/O relative register table 

 

Register 

DIO access Base Address

0x500

(Note3)

 

 

Register 

BitNum

Value

Note 

DIO‐1 Pin Status 

Base Address+0

(Note4)

1

(Note5)

(Note6)

GPIO11

DIO‐2 Pin Status 

Base Address+0

(Note7)

2

(Note8)

(Note9)

GPIO12

DIO‐3 Pin Status 

Base Address+0

(Note10)

4

(Note11)

(Note12)

GPIO14

DIO‐4 Pin Status 

Base Address+2

(Note13)

4

(Note14)

(Note15)

GPIO34

DIO‐5 Pin Status 

Base Address+2

(Note16)

5

(Note17)

(Note18)

GPIO35

DIO‐6 Pin Status 

Base Address+2

(Note19)

6

(Note20)

(Note21)

GPIO36

DIO‐7 Pin Status 

Base Address+2

(Note22)

7

(Note23)

(Note24)

GPIO37

DIO‐8 Pin Status 

Base Address+5

(Note25)

3

(Note26)

(Note27)

GPIO63

Advertising