Atr7040, Pin configuration – Atmel 5.8 GHz WDCT Power Amplifier ATR7040 User Manual

Page 3

Advertising
background image

3

4868C–DECT–05/06

ATR7040

2.

Pin Configuration

Figure 2-1.

Pinning QFN16

NC

RFOUT/VCC3

RFOUT/VCC3

NC

NC

NC

RFIN

NC

NC

VC

C_CTL

GND

VCTL

NC

VCC2

VCC1

NC

16 15 14 13

5 6 7 8

1
2

3

4

12
11

10

9

GND on the

PADDLE

ATR7040

Table 2-1.

Pin Description

Pin

Symbol

Function

1

NC

Not connected

(1)

2

RFOUT

RF output and supply voltage for output amplifier stage

3

RFOUT

RF output and supply voltage for output amplifier stage

4

NC

Not connected

(1)

5

NC

Not connected

(1)

6

VCC2

Supply voltage for second amplifier stage

7

VCC1

Supply voltage for first amplifier stage

8

NC

Not connected

(1)

9

NC

Not connected

(1)

10

RFIN

RF input

11

NC

Not connected

(1)

12

NC

Not connected

(1)

13

VCTL

Control voltage for power ramping

14

GND

Ground

15

VCC_CTL

Supply voltage for biasing control block

16

NC

Not connected

(1)

PADDLE

– Ground

Note:

1. Pin can be connected to paddle for increased GND area

Advertising