Ch el se a, Ars en al, Diagrammi a blocchi – Samsung LE32B550A5P User Manual

Page 256

Advertising
background image

Diagrammi a blocchi

¦

O

N

EN

A

N

D

1

G

B

C

h

el

se

a

AR

M

11

(

@

60

0M

H

z)

TS

D

&

P

VR

AT

SC

/O

pe

nC

ab

le

(S-Card/M-Card IF)

M

P2(HD)/1xH.264(HD

)

1x

D

iv

X(

H

D

)

2x

Au

di

o

D

SP

(C

al

m

)

2D & 3D Graphi

c

2x

U

SB

2.

0/

PC

I

LVDS Tx

U

AR

T

*

3

II

C

*

4

A

rs

en

al

SD

A

FE

SI

F

D

ec

od

er

150MHz AD

C

VS

B

&

Q

AM

D

ec

od

er

H

DMI Decode

r

ST

B

M

IC

O

M

W

T6

1

P

6

IR

/K

ey

D

D

R

2

I

/F

H

ot

el

/W

al

l

U

A

R

T

SP3232

D

EB

U

G

A

N

Y

N

ET

/D

eb

u

g

S

P

D

IF

O

pt

ic

al

U

A

R

T

W

is

e

Li

n

k

(D

iv

x)

U

S

B

2

.0

*

2

H

D

M

I

3

x1

S

W

TM

D

S3

5

1

TM

D

S

T-

N

IM

(C

O

FD

M

/C

V

B

S

)

P

C

I

B

U

S

4

0

0

M

H

z

A

u

di

o

A

M

P

ST

A

3

3

5

B

W

S

S

P

K

H

P

I2S0_SPK/H

P

D

D

R

2

(1

2

8

M

B

)

C

V

B

S

SI

F

II

C

R

TL

8

1

0

0

For DC

M

LA

N

W

M

8

5

9

3

S/

W

, A

/D

D

/A

*

2

, A

M

P

Displ

ay

Pa

ne

l

10

80

P

LV

D

S

SI

F_

I2

S

S

P

D

IF

SD

V

ID

EO

H

D

V

ID

EO

In

te

rr

u

p

t

Lo

ca

l B

U

S

Buffer

TS

p

ar

al

le

l

H

D

M

I

(4

ea

)

DVI Audi

o

A

V

I

n

C

om

po

n

en

t

P

C

P

C

A

u

d

io

Y

P

b

P

r

R

G

B

H

V

A

V

C

V

B

S

EX

T

1/

2

A

u

di

o

D

A

C

W

M

8

5

2

1

I2

S

1

_

R

F

SC

A

R

T1

L

R

IN

TE

R

S

W

IT

C

H

SC

A

R

T1

C

V

B

S

O

U

T

SC

A

R

T1

R

G

B

S

C

A

R

T1

C

V

B

S

I

N

C

LS

C

V

B

S

O

U

T

I2S0_MONIT

O

R

V

ID

EO

S/

W

TEA642

5

SC

A

R

T2

L

R

S

C

A

R

T2

C

V

B

S

I

N

SC

A

R

T2

C

V

B

S

O

U

T

(S

C

A

R

T1

L

R

O

U

T)

(S

C

A

R

T1

L

R

I

N

)

[550-W.Euro]BN68-02324A-03L09.in48 48

2009-10-09 �� 3:01:18

Advertising