Chip configuration sub-menu – Sony PCV-RX270DS User Manual

Page 89

Advertising
background image

CMOS Setup Options

75

Chip Configuration Sub-Menu

SDRAM Configuration

[By SPD]
User Define

SDRAM CAS Latency

*

[3T]

SDRAM RAS to CAS Delay

*

[3T]

SDRAM RAS Precharge Time

*

[3T]

SDRAM Cycle Time (Tras, Trc)

[6T, 8T]
5T, 7T

SDRAM Page Closing Policy

[All Banks]
One Bank

CPU Latency Timer

[Enabled]
Disabled

CPC

[Enabled]
Disabled

Graphics Window Size

[64MB]
32MB

Video Memory Cache Mode

[UC]
USWC

AGP 4X Support

[Enabled]
Disabled

Memory Hole At 15M-16M

[Disabled]
Enabled

PCI 2.1 Support

[Enabled]
Disabled

High Priority PCI Mode

[Enabled]
Disabled

Onboard PCI IDE Enable

[Both]
Primary
Secondary
Disabled

* Enabled only when Configuration is set to User Define.

Advertising
This manual is related to the following products: