Apollo 150 III - Manual (Page 132)

User Manual version 2305
APOLLO 120/150 III 7-122
u C ONCURRENT
F
UNCTION
(MEM)
This item is CPU & PCI Masters Concurrently Access Memory
Function. Select enabled allows CPU access memory cycles
and PCI masters access memory cycles concurrently issued
onto host bus and PCI bus, respectively, and then the
memory access cycles will be rearranged by SiS630 to
memory sequentially.
The choice: Enabled or Disabled.
u C ONCURRENT
F
UNCTION
(PCI)
This item is CPU & PCI Masters Concurrently Access PCI Bus
Function. Select enabled allows CPU access PCI bus cycle and
PCI masters access memory cycles concurrently issued onto
host bus and PCI bus, respectively.
The choice: Enabled or Disabled.
u CPU P IPELINE
C
ONTROL
When enabled this item, only one pending cycle is allowed at
one time.
When disabled, there might be more than two pending cycles
at one time depends on the CPU behavior.
The choice: Enabled or Disabled.
u PCI D ELAY
T
RANSACTION
If the chipset has an embedded 32-bit write buffer to support
delay transaction cycles, you can enable this item to provide
compliance with PCI Ver.2.1 specifications. We recommend
that you leave this item at the default value.
The choice: Enabled or Disabled.
u M EMORY
P
ARITY
C
HECK
Enabled this item to test the boot-up memory. .
The choice: Enabled or Disabled.