Cypress CY7C1316JV18 User Manual
Mbit ddr-ii sram 2-word burst architecture, Features, Configurations
Advertising
Table of contents
Document Outline
- Features
- Configurations
- Functional Description
- Selection Guide
- Logic Block Diagram (CY7C1316JV18)
- Logic Block Diagram (CY7C1916JV18)
- Logic Block Diagram (CY7C1318JV18)
- Logic Block Diagram (CY7C1320JV18)
- Pin Configuration
- Pin Definitions
- Functional Overview
- Application Example
- Truth Table
- Burst Address Table (CY7C1318JV18, CY7C1320JV18)
- Write Cycle Descriptions
- Write Cycle Descriptions
- Write Cycle Descriptions
- IEEE 1149.1 Serial Boundary Scan (JTAG)
- TAP Controller State Diagram
- TAP Controller Block Diagram
- TAP Electrical Characteristics
- TAP AC Switching Characteristics
- TAP Timing and Test Conditions
- Identification Register Definitions
- Scan Register Sizes
- Instruction Codes
- Boundary Scan Order
- Power Up Sequence in DDR-II SRAM
- Power Up Waveforms
- Maximum Ratings
- Operating Range
- Electrical Characteristics
- Capacitance
- Thermal Resistance
- AC Test Loads and Waveforms
- Switching Characteristics
- Switching Waveforms
- Ordering Information
- Package Diagram
- Document History Page