Mytek Digital Stereo 96 ADC (VER.7/sep 2010) User Manual

Page 12

Advertising
background image

Sampling frequencies

and External Synchronization

In typical setup the ADC is running on its internal clock with the rest of
equipment synchronized to Mytek clock either through digital output
signal or wordclock. In this configuration Mytek ADC serves as a very
stable low jitter house clock which increases the integrity and robustness
of the rest of the system. Because of careful design this clock is as good
or better than dedicated studio clock generators. Unlike in lesser quality
equipment there is no sonic benefit in clocking Mytek ADC externally.
Mytek internal clock generator is situated within inches of converter
chip and it will always provide a better jitter performance (approx 10ps)
than any external source which is inherently compromised by cable
connections. If external wordclock or superclock source has to be used
for systemic reasons, the Stereo96ADC clock generator will lock to
external source and use a stabilizing PLL circuit to reduce incoming
clock jitter before it reaches the actual AD circuit.

Stereo96ADC can be operated with any of 4 standard sampling
frequencies or at any frequency between 30k-100k when supplied with
external clock source. The measurable audio band performance
(Dynamic Range) stays virtually the same within all these frequencies.

44.1k will be typically used for printing final master. 48k is
recommended for digital video production.

The two higher sampling rates are recommended for discerning users
requiring uncompromised sound quality. In this mode the ADC features
a 40kHz bandwidth (instead of 20k) which allows for improved
transient response of recorded music as well as minimizing the impact
of brick wall antialiasing digital filters on the upper audio band. The end
effect of hi-sampling recording is a more "analog feel" and easiness of
sound and more natural sounding instruments especially percussion or
cymbals.

A decision of choice between 88.2k or 96k should be made based on the
project flow- there might be arguments for one or the other. For example
88.2k may convert to 44.1k with less damaging SRC process, if such
process is available. Most ubiquitous software SRCs are not very good

11

Advertising