Altera DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP User Manual
Introduction to altmemphy ip
EMI_RM_013-1.2
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
External Memory Interface Handbook
Volume 3: Reference Material
November 2012
15. Introduction to ALTMEMPHY IP
The Altera
®
DDR, DDR2, and DDR3 SDRAM Controllers with ALTMEMPHY IP
provide simplified interfaces to industry-standard DDR, DDR2, and DDR3 SDRAM.
The ALTMEMPHY megafunction is an interface between a memory controller and the
memory devices, and performs read and write operations to the memory. The DDR,
DDR2, and DDR3 SDRAM Controllers with ALTMEMPHY IP work in conjunction
with the Altera ALTMEMPHY megafunction.
The DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP and ALTMEMPHY
megafunction offer full-rate or half-rate DDR and DDR2 SDRAM interfaces.The
DDR3 SDRAM Controller with ALTMEMPHY IP and ALTMEMPHY megafunction
support DDR3 SDRAM interfaces in half-rate mode. The DDR, DDR2, and DDR3
SDRAM Controllers with ALTMEMPHY IP offer the high-performance controller II
(HPC II), which provides high efficiency and advanced features.
shows a system-level diagram including the example top-level file that
the DDR, DDR2, or DDR3 SDRAM Controller with ALTMEMPHY IP creates for you.
The MegaWizard
™
Plug-In Manager generates an example top-level file, consisting of
an example driver, and your DDR, DDR2, or DDR3 SDRAM high-performance
controller custom variation. The controller instantiates an instance of the
ALTMEMPHY megafunction which in turn instantiates a phase-locked loop (PLL)
and DLL. You can also instantiate the DLL outside the ALTMEMPHY megafunction
to share the DLL between multiple instances of the ALTMEMPHY megafunction. You
cannot share a PLL between multiple instances of the ALTMEMPHY megafunction,
but you may share some of the PLL clock outputs between these multiple instances.
Figure 15–1. System-Level Diagram
Note to
(1) When you choose Instantiate DLL Externally, delay-locked loop (DLL) is instantiated outside the ALTMEMPHY
megafunction.
Pass or Fail
External
Memory
Device
ALTMEMPHY
High-
Performance
Controller
Example
Driver
PLL
Example Top-Level File
DLL
(1)
November 2012
EMI_RM_013-1.2