3 l2 cache control register (l2cr), 4 l2 cache initialization, 5 l2 cache global invalidation – IBM POWERPC 750GL User Manual

3 l2 cache control register (l2cr), 4 l2 cache initialization, 5 l2 cache global invalidation | IBM POWERPC 750GL User Manual | Page 329 / 377