2 dma_irq signal, 3 dma channel priority scheme, Dma channel priority scheme -3 – Intel PXA255 User Manual

Page 153: Dreq timing requirements -3

Advertising
2 dma_irq signal, 3 dma channel priority scheme, Dma channel priority scheme -3 | Dreq timing requirements -3 | Intel PXA255 User Manual | Page 153 / 600 2 dma_irq signal, 3 dma channel priority scheme, Dma channel priority scheme -3 | Dreq timing requirements -3 | Intel PXA255 User Manual | Page 153 / 600
Advertising
See also other documents in the category Intel Acoustics: