3 udc endpoint 0 control/status register (udccs0), 1 out packet ready (opr), 2 in packet ready (ipr) – Intel PXA255 User Manual

Page 427: 14 udccs0 bit definitions -25

Advertising
3 udc endpoint 0 control/status register (udccs0), 1 out packet ready (opr), 2 in packet ready (ipr) | 14 udccs0 bit definitions -25 | Intel PXA255 User Manual | Page 427 / 600 3 udc endpoint 0 control/status register (udccs0), 1 out packet ready (opr), 2 in packet ready (ipr) | 14 udccs0 bit definitions -25 | Intel PXA255 User Manual | Page 427 / 600
Advertising
See also other documents in the category Intel Acoustics: