Tyan Computer InterServe 90 User Manual
Page 36
http://www.tyan.com
34
NOTE: Table below shows only some of the possible memory configurations.
Warning! The 256MB DIMMs represented above are REGISTERED memory
chips. DO NOT use registered and non-registered memory chips simulta-
neously! (Check with your memory dealer for more information).
Cache Memory
Penitum II processors have the L2 (Level 2) cache built into their architecture,
so there is no need for an L2 cache on the motherboard. The Pentium II
processor has a physical L2 cache size of 512KB and a cacheable memory area
of 512MB. The Celeron CPU may have no onboard L2 cache or 128KB.
Chapter 3
Onboard Resource Settings
M
M
I
D
1
k
n
a
B
M
M
I
D
2
k
n
a
B
M
M
I
D
3
k
n
a
B
M
M
I
D
4
k
n
a
B
l
a
t
o
T
1
x
B
M
8
0
0
0
B
M
8
1
x
B
M
8
1
x
B
M
8
0
0
B
M
6
1
1
x
B
M
8
1
x
B
M
8
1
x
B
M
8
0
B
M
4
2
1
x
B
M
6
1
1
x
B
M
8
1
x
B
M
8
0
B
M
2
3
1
x
B
M
6
1
1
x
B
M
6
1
1
x
B
M
8
1
x
B
M
8
B
M
8
4
1
x
B
M
6
1
1
x
B
M
6
1
1
x
B
M
6
1
0
B
M
8
4
1
x
B
M
2
3
1
x
B
M
6
1
1
x
B
M
6
1
0
B
M
4
6
1
x
B
M
2
3
1
x
B
M
2
3
1
x
B
M
6
1
B
M
6
1
B
M
6
9
1
x
B
M
2
3
1
x
B
M
2
3
1
x
B
M
2
3
B
M
2
3
B
M
8
2
1
1
x
B
M
4
6
1
x
B
M
2
3
1
x
B
M
2
3
0
B
M
8
2
1
1
x
B
M
4
6
1
x
B
M
4
6
1
x
B
M
2
3
0
B
M
0
6
1
1
x
B
M
4
6
1
x
B
M
4
6
1
x
B
M
4
6
0
B
M
2
9
1
1
x
B
M
8
2
1
1
x
B
M
4
6
1
x
B
M
4
6
0
B
M
6
5
2
1
x
B
M
8
2
1
1
x
B
M
8
2
1
1
x
B
M
4
6
0
B
M
0
2
3
1
x
B
M
8
2
1
1
x
B
M
8
2
1
1
x
B
M
8
2
1
0
B
M
4
8
3
1
x
B
M
6
5
2
0
0
0
B
M
2
1
5
1
x
B
M
6
5
2
1
x
B
M
6
5
2
0
0
B
M
0
4
6
1
x
B
M
6
5
2
1
x
B
M
6
5
2
1
x
B
M
6
5
2
0
B
M
8
6
7
1
x
B
M
6
5
2
1
x
B
M
6
5
2
1
x
B
M
6
5
2
1
x
B
M
6
5
2
B
M
4
2
0
1