English 2.12 dr. debug – ASRock Z68 Extreme4 Gen3 User Manual

Page 41

Advertising
background image

41

ASRock Z68 Extreme4 Gen3 Motherboard

English

2.12 Dr. Debug

Dr. Debug is used to provide code information, which makes troubleshooting even
easier. Please see the diagrams below for reading the Dr. Debug codes.

Status Code

Description

0x00

Not used

0x01

Power on. Reset type detection (soft/hard)

0x02

AP initialization before microcode loading

0x03

North Bridge initialization before microcode loading

0x04

South Bridge initialization before microcode loading

0x05

OEM initialization before microcode loading

0x06

Microcode loading

0x07

AP initialization after microcode loading

0x08

North Bridge initialization after microcode loading

0x09

South Bridge initialization after microcode loading

0x0A

OEM initialization after microcode loading

0x0B

Cache initialization

0x0C – 0x0D

Reserved for future AMI SEC error codes

0x0E

Microcode not found

0x0F

Microcode not loaded

0x10

PEI Core is started

0x11

Pre-memory CPU initialization is started

0x12

Pre-memory CPU initialization (CPU module specifi c)

0x13

Pre-memory CPU initialization (CPU module specifi c)

0x14

Pre-memory CPU initialization (CPU module specifi c)

0x15

Pre-memory North Bridge initialization is started

0x16

Pre-Memory North Bridge initialization (North Bridge module specifi c)

0x17

Pre-Memory North Bridge initialization (North Bridge module specifi c)

0x18

Pre-Memory North Bridge initialization (North Bridge module specifi c)

0x19

Pre-memory South Bridge initialization is started

0x1A

Pre-memory South Bridge initialization (South Bridge module specifi c)

0x1B

Pre-memory South Bridge initialization (South Bridge module specifi c)

0x1C

Pre-memory South Bridge initialization (South Bridge module specifi c)

0x1D – 0x2A

OEM pre-memory initialization codes

0x2B

Memory initialization. Serial Presence Detect (SPD) data reading

0x2C

Memory initialization. Memory presence detection

0x2D

Memory initialization. Programming memory timing information

0x2E

Memory initialization. Confi guring memory

0x2F

Memory initialization (other)

0x30

Reserved for ASL (see ASL Status Codes section below)

0x31

Memory Installed

0x32

CPU post-memory initialization is started

0x33

CPU post-memory initialization. Cache initialization

0x34

CPU post-memory initialization. Application Processor(s) (AP) initialization

0x35

CPU post-memory initialization. Boot Strap Processor (BSP) selection

0x36

CPU post-memory initialization. System Management Mode (SMM)

initialization

Advertising