Rainbow Electronics AT89LP214 User Manual

Features, Description

Advertising

Table of contents

Document Outline

1. Description
2. Pin Configuration
- 2.1 AT89LP213: 14-lead TSSOP/PDIP
- 2.2 AT89LP214: 14-lead TSSOP/PDIP
3. Pin Description
4. Block Diagram
5. Comparison to Standard 8051
- 5.1 System Clock
- 5.2 Instruction Execution with Single-cycle Fetch
- 5.3 Interrupt Handling
- 5.4 Timer/Counters
- 5.5 Serial Port
- 5.6 Watchdog Timer
- 5.7 I/O Ports
- 5.8 Reset
6. Memory Organization
- 6.1 Program Memory
- 6.2 Data Memory
7. Special Function Registers
8. Enhanced CPU
- 8.1 Restrictions on Certain Instructions
9. System Clock
- 9.1 Crystal Oscillator
- 9.2 External Clock Source
- 9.3 Internal RC Oscillator
- 9.4 System Clock Out
10. Reset
- 10.1 Power-on Reset
- 10.2 Brown-out Reset
- 10.3 External Reset
- 10.4 Watchdog Reset
- 10.5 Software Reset
11. Power Saving Modes
- 11.1 Idle Mode
- 11.2 Power-down Mode
12. Interrupts
- 12.1 Interrupt Response Time
13. I/O Ports
- 13.1 Port Configuration
- 13.2 Port 1 Analog Functions
- 13.3 Port Read-modify-write
- 13.4 Port Alternate Functions
14. Enhanced Timer/Counters
- 14.1 Mode 0 - Variable Width Timer/Counter
- 14.2 Mode 1 - 16-bit Auto-Reload Timer/Counter
- 14.3 Mode 2 - 8-bit Auto-reload Timer/Counter
- 14.4 Mode 3 - 8-bit Split Timer
- 14.5 Pulse Width Modulation
15. External Interrupts
16. General-purpose Interrupts
17. Serial Interface
- 17.1 Multiprocessor Communications
- 17.2 Baud Rates
- 17.3 More About Mode 0
- 17.4 More About Mode 1
- 17.5 More About Modes 2 and 3
- 17.6 Framing Error Detection
- 17.7 Automatic Address Recognition
18. Serial Peripheral Interface
19. Analog Comparator
- 19.1 Comparator Interrupt with Debouncing
20. Programmable Watchdog Timer
- 20.1 Software Reset
21. Instruction Set Summary
22. On-chip Debug System
- 22.1 Physical Interface
- 22.2 Software Breakpoints
- 22.3 Limitations of On-chip Debug
23. Programming the Flash Memory
- 23.1 Physical Interface
- 23.2 Memory Organization
- 23.3 Command Format
- 23.4 Status Register
- 23.5 DATA Polling
- 23.6 Flash Security
- 23.7 User Configuration Fuses
- 23.8 Programming Interface Timing
24. Electrical Characteristics
- 24.1 Absolute Maximum Ratings*
- 24.2 DC Characteristics
- 24.3 Serial Peripheral Interface Timing
- 24.4 External Clock Drive
- 24.5 Serial Port Timing: Shift Register Mode Test Conditions
- 24.6 Test Conditions
25. Ordering Information
- 25.1 Standard Package
- 25.2 Green Package Option (Pb/Halide-free)
26. Packaging Information
- 26.1 14P3 - PDIP
- 26.2 14X - TSSOP
27. Revision History