Figure 2. expected input signal range, 1 single-ended input operation, 2 driving the analog inputs – Rainbow Electronics ADC12L066 User Manual

Page 21: Table 3. resistor values for circuit of, 3 input common mode voltage, Figure 2, Applications information

Advertising
background image

Applications Information

(Continued)

The two input signals should be exactly 180˚ out of phase
from each other and of the same amplitude. For single
frequency (sine wave) inputs, angular errors result in a re-
duction of the effective full scale input. For a complex wave-
form, however, angular errors will result in distortion.

For angular deviations of up to 10 degrees from these two
signals being 180 out of phase with each other, the full scale
error in LSB can be described as approximately

E

FS

= dev

1.79

Where dev is the angular difference between the two signals
having a 180˚ relative phase relationship to each other (see
Figure 3). Drive the analog inputs with a source impedance
less than 100

Ω.

For differential operation, each analog input pin of the differ-
ential pair should have a peak-to-peak voltage equal to the
input reference voltage, V

REF

, and be centered around V

CM

.

1.3.1 Single-Ended Input Operation

Single-ended performance is inferior to that with differential
input signals, so single-ended operation is not recom-
mended, However, if single-ended operation is required and
the resulting performance degradation is acceptable, one of
the analog inputs should be connected to the d.c. mid point
voltage of the driven input. The peak-to-peak differential
input signal should be twice the reference voltage to maxi-
mize SNR and SINAD performance (Figure 2b).

For example, set V

REF

to 0.5V, bias V

IN

− to 1.0V and drive

V

IN

+ with a signal range of 0.5V to 1.5V.

Because very large input signal swings can degrade distor-
tion performance, better performance with a single-ended
input can be obtained by reducing the reference voltage
while maintaining a full-range output. Table 1. Input to Output

Relationship–Differential Input and Table 2. Input to Output
Relationship–Single-Ended Input
indicate the input to output
relationship of the ADC12L066.

1.3.2 Driving the Analog Inputs

The V

IN

+ and the V

IN

− inputs of the ADC12L066 consist of

an analog switch followed by a switched-capacitor amplifier.
The capacitance seen at the analog input pins changes with
the clock level, appearing as 8 pF when the clock is low, and
7 pF when the clock is high.

As the internal sampling switch opens and closes, current
pulses occur at the analog input pins, resulting in voltage
spikes at the signal input pins. As a driving amplifier attempts
to counteract these voltage spikes, a damped oscillation
may appear at the ADC analog input. The best amplifiers for
driving the ADC12L066 input pins must be able to react to
these spikes and settle before the switch opens and another
sample is taken. The LMH6702 LMH6628, LMH6622 and the
LMH6655 are good amplifiers for driving the ADC12L066.

To help isolate the pulses at the ADC input from the amplifier
output, use RCs at the inputs, as can be seen in Figure 5
and Figure 6. These components should be placed close to
the ADC inputs because the input pins of the ADC is the
most sensitive part of the system and this is the last oppor-
tunity to filter that input.

For Nyquist applications the RC pole should be at the ADC
sample rate. The ADC input capacitance in the sample mode
should be considered with setting the RC pole. Setting the
pole in this manner will provide best SINAD performance.

To obtain best SNR performance, leave the RC values as
calculated. To obtain best SINAD and ENOB performance,
reduce the RC time constant until SNR and THD are numeri-
cally equal to each other. To obtain best distortion and SFDR
performance, eliminate the RC altogether.

For undersampling applications, the RC pole should be set
at about 1.5 to 2 times the maximum input frequency for
narrow band applications. For wide band applications, the
RC pole should be set at about 1.5 times the maximum input
frequency to maintain a linear delay response.

A single-ended to differential conversion circuit is shown in
Figure 5 and Table 3. Resistor values for Circuit of NS4771
gives resistor values for that circuit to provide input signals in
a range of 1.0V

±

0.5V at each of the differential input pins of

the ADC12L066.

TABLE 3. Resistor values for Circuit of Figure 5

SIGNAL

RANGE

R1

R2

R3

R4

R5, R6

0 - 0.25V

open

0

124

Ω 1500Ω 1000Ω

0 - 0.5V

0

open

Ω 499Ω 1500Ω 499Ω

±

0.25V

100

698

100

698

499

1.3.3 Input Common Mode Voltage

The input common mode voltage, V

CM

, should be in the

range of 0.5V to 1.5V and be of a value such that the peak
excursions of the analog signal does not go more negative
than ground or more positive than 0.8 Volts below the V

A

supply voltage. The nominal V

CM

should generally be about

1.0V, but V

RM

or V

RN

can be used as a V

CM

source as long

as no d.c. current is drawn from either of these pins.

20032811

FIGURE 2. Expected Input Signal Range

20032812

FIGURE 3. Angular Errors Between the Two Input

Signals Will Reduce the Output Level or Cause

Distortion

ADC12L066

www.national.com

21

Advertising