Design example 2: generating clock signals – Altera ALTPLL (Phase-Locked Loop) IP Core User Manual

Design example 2: generating clock signals | Altera ALTPLL (Phase-Locked Loop) IP Core User Manual | Page 64 / 69