Electrical characteristics (continued) – Maxim Integrated MAX9778 User Manual

Page 4

Advertising
background image

MAX9777/MAX9778

Stereo 3W Audio Power Amplifiers with
Headphone Drive and Input Mux

4

_

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

__

_

ELECTRICAL CHARACTERISTICS (continued)

(V

DD

= PV

DD

= 5.0V, GND = PGND = 0V, V

SHDN

= 5V, C

BIAS

= 1µF, R

IN

= R

F

= 15kΩ, R

L

= ∞. T

A

= T

MIN

to T

MAX

, unless otherwise

noted. Typical values are at T

A

= +25°C.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

2-WIRE SERIAL INTERFACE (SCL, SDA, ADD,

INT) (MAX9777)

Input-Voltage High

V

IH

2.6

V

Input-Voltage Low

V

IL

0.8

V

Input Hysteresis

0.2

V

Input High Leakage Current

I

IH

V

IN

= 5V

±1

µA

Input Low Leakage Current

I

IL

V

IN

= 0V

±1

µA

Input Capacitance

C

IN

10

pF

Output-Voltage Low

V

OL

I

OL

= 3mA

0.4

V

Output Current High

I

OH

V

OH

= 5V

1

µA

TIMING CHARACTERISTICS (MAX9777)

Serial Clock Frequency

f

SCL

400

kHz

Bus Free Time Between STOP
and START Conditions

t

BUF

1.3

µs

START Condition Hold Time

t

HD:STA

0.6

µs

START Condition Setup Time

t

SU:STA

0.6

µs

Clock Period Low

t

LOW

1.3

µs

Clock Period High

t

HIGH

0.6

µs

Data Setup Time

t

SU:DAT

100

ns

Data Hold Time

t

HD:DAT

(Note 3)

0

0.9

µs

Receive SCL/SDA Rise Time

t

r

(Note 4)

20 +

0.1C

B

300

ns

Receive SCL/SDA Fall Time

t

f

(Note 4)

20 +

0.1C

B

300

ns

Transmit SDA Fall Time

t

f

(Note 4)

20 +

0.1C

B

250

ns

Pulse Width of Suppressed
Spike

t

SP

(Note 5)

50

ns

Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
Note 2: Inputs AC-coupled to GND.
Note 3: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL’s

falling edge.

Note 4: C

B

= total capacitance of one of the bus lines in picofarads. Device tested with C

B

= 400pF. 1kΩ pullup resistors connected

from SDA/SCL to V

DD

.

Note 5: Input filters on SDA, SCL, and ADD suppress noise spikes of less than 50ns.
Note 6: Headphone mode testing performed with 32Ω resistive load connected to GND. Speaker mode testing performed with 8Ω

resistive load connected to GND. Mode transitions are controlled by SHDN. KCP level is calculated as 20log[(peak voltage
during mode transition, no input signal)/1V

RMS

]. Units are expressed in dBV.

Advertising
This manual is related to the following products: