7 mii data register (mii_data), Mii data register (mii_data), Datasheet 4.4.7 mii data register (mii_data) – SMSC LAN9420 User Manual
Page 128
Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface
Datasheet
Revision 1.22 (09-25-08)
128
SMSC LAN9420/LAN9420i
DATASHEET
4.4.7
MII Data Register (MII_DATA)
This register contains either the data to be written to the PHY register specified in the MII Access
Register, or the read data from the PHY register whose index is specified in the MII Access Register.
Refer to
Section 4.4.6, "MII Access Register (MII_ACCESS)," on page 127
for further details.
Note: The MIIBZY bit in the MII_ACCESS register must be cleared when writing to this register.
Offset:
0098h
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31-16
RESERVED RO
-
15-0
MII Data
This contains the 16-bit value read from the PHY read operation or the 16-
bit data value to be written to the PHY before an MII write operation.
R/W
0000h