Rainbow Electronics MAX9476 User Manual

General description, Applications, Features

Advertising
background image

General Description

The MAX9476 low-cost, high-performance clock syn-
thesizer with an 8kHz input reference clock provides six
buffered LVTTL clock outputs at 35.328MHz. The clock
synthesizer can be used to generate the clocks for sys-
tems using T1, E1, T3, E3, and xDSL.

The MAX9476 features a phase-lock loop (PLL) that uses
a voltage-controlled crystal oscillator (VCXO). The inter-
nal PLL phase locks the external crystal (35.328MHz) to
the 8kHz input reference clock. In addition, this device
generates a jitter-suppressed output that provides a bet-
ter source for the reference clock relay.

The MAX9476 is available in a 24-pin TSSOP package
and operates over the extended operating temperature
range of -40

°C to +85°C and a single +3V to +3.6V

power-supply range. For using lower value external
crystals, refer to the MAX9486 data sheet.

Applications

Telecom Equipment Using T1, E1, T3, E3, and
ISDN Protocols

xDSL Equipment in CO with Interface to the
Telecom Protocols

Features

8kHz Input-Reference CLK
4ps

RMS

(typ) Output Jitter

High-Jitter Rejection on the Reference CLK
Synthesizer Locks to the 8kHz Reference with a

±100ppm Range

Output Frequency: 35.328MHz
Six Buffered LVTTL Low-Jitter Outputs
One 8kHz Reference CLK Relay Output
+3.3V Supply Operation
24-Pin TSSOP Package

MAX9476

Low-Jitter, 8kHz Reference

Clock Synthesizer Outputs 35.328MHz

________________________________________________________________ Maxim Integrated Products

1

Ordering Information

19-3530; Rev 0; 1/05

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

EVALUATION KIT

AVAILABLE

PART

TEMP RANGE

PIN-
PACKAGE

PKG

CODE

MAX9476EUG

-40

°C to +85°C

24 TSSOP

U24-1

24

23

22

21

20

19

18

17

1

2

3

4

5

6

7

8

CLK1

GND

CLK2

V

DD

V

DDP

REIN

REO

TOP VIEW

CLK3

V

DD

GND

CLK4

X2

V

DD

X1

GNDP

16

15

14

13

9

10

11

12

V

DD

CLK5

GND

CLK6

SETI

LP1

LP2

GND

TSSOP

MAX9476

SHDN

Pin Configuration

MAX9476

CLK2

X1

CLK1

V

DDP

GNDP

X2

REO

CLK6

CLK5

CLK4

CLK3

GND

V

DD

LP1

LP2

REIN

R

SET

R

1

C

1

C

2

SETI

V

DD

SHDN

Typical Application Circuit

Advertising