Ac timing characteristics – 5v operation at40k, At40k/at40klv series fpga – Rainbow Electronics AT40K40LV User Manual

Page 25

Advertising
background image

25

AT40K/AT40KLV Series FPGA

0896C–FPGA–04/02

AC Timing Characteristics – 5V Operation AT40K

Delays are based on fixed loads and are described in the notes.
Maximum times based on worst case: V

CC

= 4.75V, temperature = 70

°C

Minimum times based on best case: V

CC

= 5.25V, temperature = 0

°C

Maximum delays are the average of t

PDLH

and t

PDHL

.

Cell Function

Parameter

Path

-2

Units

Notes

Core

2-input Gate

t

PD

(Maximum)

x/y -> x/y

1.8

ns

1 unit load

3-input Gate

t

PD

(Maximum)

x/y/z -> x/y

2.1

ns

1 unit load

3-input Gate

t

PD

(Maximum)

x/y/w -> x/y

2.2

ns

1 unit load

4-input Gate

t

PD

(Maximum)

x/y/w/z -> x/y

2.2

ns

1 unit load

Fast Carry

t

PD

(Maximum)

y -> y

1.4

ns

1 unit load

Fast Carry

t

PD

(Maximum)

x -> y

1.7

ns

1 unit load

Fast Carry

t

PD

(Maximum)

y -> x

1.8

ns

1 unit load

Fast Carry

t

PD

(Maximum)

x -> x

1.5

ns

1 unit load

Fast Carry

t

PD

(Maximum)

w -> y

2.2

ns

1 unit load

Fast Carry

t

PD

(Maximum)

w -> x

2.3

ns

1 unit load

Fast Carry

t

PD

(Maximum)

z -> y

2.3

ns

1 unit load

Fast Carry

t

PD

(Maximum)

z -> x

1.7

ns

1 unit load

DFF

t

PD

(Maximum)

q -> x/y

1.8

ns

1 unit load

DFF

t

PD

(Maximum)

R -> x/y

2.2

ns

1 unit load

DFF

t

PD

(Maximum)

S -> x/y

2.2

ns

1 unit load

DFF

t

PD

(Maximum)

q -> w

1.8

ns

Incremental -> L

t

PD

(Maximum)

x/y -> L

1.5

ns

1 unit load

Local Output Enable

t

PZX

(Maximum)

oe -> L

1.4

ns

1 unit load

Local Output Enable

t

PXZ

(Maximum)

oe -> L

1.8

ns

Advertising