DS1384
14 of 17
OER
TIMING WHEN SWITCHING BETWEEN LOWER MEMORY (00000h-
0003Fh) AND UPPER MEMORY (00040h-1FFFFh)
WRITE CYCLE TIMING: RTC AND EXTERNAL SRAM CONTROL SIGNALS
