Av8 spdif receiver, L896ct – Arcam Preamp Processor AV8 User Manual

Page 59

Advertising
background image

ISSUE

DRAWING NO.

DRAWING TITLE

DATE

Filename:

ECO No.

DESCRIPTION OF CHANGE

AVD SPDIF_RCV.sch

AV8 SPDIF Receiver

Contact Engineer:

L896CT

1-Aug-2002

INITIALS

Printed:

8

11

Sheet

of

Notes:

Contact Tel:

(01223) 203200

EngName A Dutton

A & R Cambridge Ltd.
Pembroke Avenue

Cambridge CB5 9PB

Waterbeach

23425

SPDIF RXN

+

C809

10U EL

+

C802

10U EL

P5VD

DGND

P3V3D

DGND

DGND

SDA/CDOUT

1

AD0/CS

2

EMPH

3

RXP0

4

RXN0

5

VA+

6

AGND

7

FILT

8

RST

9

RMCLK

10

RERR

11

RXP1

12

RXP2

13

RXP3

14

RXP4

15

OSCLK

16

OLRCK

17

SDOUT

18

INT

19

U

20

OMCK

21

DGND

22

VD+

23

H/S

24

RXP5

25

RXP6

26

AD1/CDIN

27

SCL/CCLK

28

IC803

CS8415A-CR

SPDIF INT

SPDIF CS

SPDIF CDIN

SPDIF CCLK

SPDIF CDOUT

SPDIF EMPH

SPDIF RST

DGND

R823

33R 0805

R825

33R 0805

R824

33R 0805

R826

33R 0805

R832

33R 0805

R834

33R 0805

R833

33R 0805

C822

100N 0805

C823

100N 0805

70R@100MHz

L802

7F004

DGND

DGND

P3V3D

DSP1_MCLK

DSP2 MCLK

DAC I2S MCLK LR

DAC I2S MCLK CS

DAC I2S MCLK LSRS

DAC I2S MCLK LSBRSB

ADC I2S MCLK

R821

10K 0805

R822

10K 0805

SPDIF Reciever

R828

33R 0805

R831

33R 0805

R837

4M7 0805

Q801

DTRANN SM

OMCLK STOP

SPDIF I2S LRCLK

SPDIF I2S BCLK

SPDIF I2S DATA

SPDIF RCVERR

R836

1K0 0805 1%

R827
47K 0805

DGND

R838

33R 0805

C824

10N 0805

DGND

1OE

1

1A0

2

2Y0

3

1A1

4

2Y1

5

1A2

6

2Y2

7

1A3

8

2Y3

9

GND

10

2A3

11

1Y3

12

2A2

13

1Y2

14

2A1

15

1Y1

16

2A0

17

1Y0

18

2OE

19

VCC

20

IC802

74LVC244AD

DGND

70R@100MHz

L800

7F004

C800

100N 0805

C801

100N 0805

P3V3D

DGND

70R@100MHz

L804

7F004

C811

22P NPO 0805

C813

22P NPO 0805

C815

22P NPO 0805

C817

22P NPO 0805

C812

22P NPO 0805

C814

22P NPO 0805

C816

22P NPO 0805

DGND

C810

22P NPO 0805

DGND

SPDIF RXN

SPDIF RST

SPDIF EMPH

SPDIF CDOUT
SPDIF CCLK

SPDIF CDIN

SPDIF CS

SPDIF INT

SPDIF I2S LRCLK

SPDIF I2S BCLK

SPDIF I2S DATA

DSP1_MCLK

DSP2 MCLK

DAC I2S MCLK LR

DAC I2S MCLK CS

DAC I2S MCLK LSRS

DAC I2S MCLK LSBRSB

ADC I2S MCLK

SPDIF RCVERR

R808

1K0 0805

C827

100N 0805

DGND8D

DGND8E

C818

100N 0805

DGND

C805

47P NPO 0805

C806
47P NPO 0805

DGND

DGND

C826

1N 0805

C819

1N 0805

1

2

IC801A

74LVCU04 SM

3

4

IC801B

74LVCU04 SM

5

6

IC801C

74LVCU04 SM

8

9

IC801D

74LVCU04 SM

10

11

IC801E

74LVCU04 SM

12

13

IC801F

74LVCU04 SM

14

7

IC801G

74LVCU04 SM

DGND

R801

33R 0805

R800

33R 0805

C803

22P NPO 0805

RCLK MCLK

C804

10N 0805

DGND

L801

33UH SM

OMCLK STOP

R803

0R0 0805

1
2
3
4
5

SK801

AMPCT5

DGND

X800

11.2896MHZ NO GROMMET

WAF

12/02/02

1.2

02_E044

R701 TO R704 & R708 TO R711 CHANGED TO 3K3 IC104 UPDATED

C200, C201 & C228 changed from 10U 35V to 100U 16V R911 TO 10K

02_101

WF/AD

16/5/02

IC906 FROM 5G24LC08 TO 5G24LC16 TO GIVE MORE SPACE

1.3.0

NF

02_E127

AD

27/06/02

Remove R803 for PLL board upgrade

1.4.0

02_E160

WAF

27/06/02

R921 FROM 10K TO 33K

1.5.0

C820

100N 0805

C821

4N7 0805 100V

02_E161

WAF

1/8/02

CHANGES TO SOME PHASE LOCKED LOOP COMPS AND IC907

1.6.0

R802

33R 0805

R820

1K2 0805 1%

Advertising