Interrupt vector – FUJITSU MB91401 User Manual
Page 44
MB91401
44
■
■
■
■
INTERRUPT VECTOR
(Continued)
Interrupt source
Interrupt number
Interrupt
level
Offset
Address of TBR
default
RN
Decimal
Hexa-
decimal
Reset
0
00
3FC
H
000FFFFC
H
Mode vector
1
01
3F8
H
000FFFF8
H
System reserved
2
02
3F4
H
000FFFF4
H
System reserved
3
03
3F0
H
000FFFF0
H
System reserved
4
04
3EC
H
000FFFEC
H
System reserved
5
05
3E8
H
000FFFE8
H
System reserved
6
06
3E4
H
000FFFE4
H
Coprocessor absent trap
7
07
3E0
H
000FFFE0
H
Coprocessor error trap
8
08
3DC
H
000FFFDC
H
INTE instruction
9
09
3D8
H
000FFFD8
H
Instruction break exception
10
0A
3D4
H
000FFFD4
H
Operand break trap
11
0B
3D0
H
000FFFD0
H
Step trace trap
12
0C
3CC
H
000FFFCC
H
NMI request (tool)
13
0D
3C8
H
000FFFC8
H
Undefined instruction exception
14
0E
3C4
H
000FFFC4
H
NMI request
15
0F
F
H
fixed
3C0
H
000FFFC0
H
Ethernet MAC IF
16
10
ICR00
3BC
H
000FFFBC
H
4
Authentication macro
17
11
ICR01
3B8
H
000FFFB8
H
5
IPSec Accelerator/Code macro
18
12
ICR02
3B4
H
000FFFB4
H
8
EX IF/GPIO
19
13
ICR03
3B0
H
000FFFB0
H
9
USB/I
2
C/CARD IF
20
14
ICR04
3AC
H
000FFFAC
H
External interrupt 5
21
15
ICR05
3A8
H
000FFFA8
H
External interrupt 6
22
16
ICR06
3A4
H
000FFFA4
H
External interrupt 7
23
17
ICR07
3A0
H
000FFFA0
H
Reload timer 0
24
18
ICR08
39C
H
000FFF9C
H
6
Reload timer 1
25
19
ICR09
398
H
000FFF98
H
7
Reload timer 2
26
1A
ICR10
394
H
000FFF94
H
UART0 (Reception completed)
27
1B
ICR11
390
H
000FFF90
H
0
UART1 (Reception completed)
28
1C
ICR12
38C
H
000FFF8C
H
1
UART0 (RX completed)
29
1D
ICR13
388
H
000FFF88
H
2
UART1 (RX completed)
30
1E
ICR14
384
H
000FFF84
H
3
DMAC0 (end error) Ethernet MAC IF
31
1F
ICR15
380
H
000FFF80
H
DMAC1 (end error) External IF
32
20
ICR16
37C
H
000FFF7C
H
DMAC2 (end error) USB
33
21
ICR17
378
H
000FFF78
H
Prelminary
2004.11.12