Dc_regulation audio microprocessor – Motorola CP150TM User Manual

Page 225

Advertising
background image

UHF (438-470 MHz) Schematic Diagrams, Overlays, and Parts Lists (8486348Z13-C)

12-43

6880309N62-C

June, 2005

DC_REGULATION

AUDIO

MICROPROCESSOR

ACCESSORY/KEYPAD

CONNECTOR

C506

1000pF

11

C503
1000pF

CNTL_SYNTH_CS

A2

2

B1

4

B2

CNTL_SPI_CLK

SWITCH

S443

1 A1

3

C403
100pF

32

1000pF

C402

CNTL_5V

SW_B+

12

A1

3 A2

2

B1

4

B2

3V

CNTL_MOD_OUT

3V

SWITCH

S441

1

24

CNTL_RSSI

8

BK1005HM471

E500

C501
1uF

17

C505

1000pF

100

7

CNTL_USWB+

R504

CNTL_5R

30

5V

CNTL_SPI_DATA_OUT

SW_B+

31

CNTL_3V

3

21

SW_B+

NC

3V

D3_3V

19

TP404

18

15

16

1

PC1

2

PC2

4

PC3

8

C408
1000pF

S440

C0

C0

C1

C1

GND

7

GND1

9

PC0

CNTL_5T

D3_3V

SWITCH

C504
1000pF

RX_ENA

SWB+

TX_ENA

USWB+

VOLUME

C507

1000pF

1000pF

3V

5R

5T

5V

BATT_CHARGE

D3_3V

ON_OFF

RESET

14

C407

R502
100

4

CNTL_DEMOD

100

5R

CNTL_LOCK

2

R505

26

CNTL_PWR_SET

25

22

J460-1

1

6

29

28

VOX

VS_AUDIO_SEL

VS_GAIN_SEL

uP_CLK

CNTL_TX_ENA

LSIO

MOD_OUT

OPT_MIC

OPT_RX_AUD_RETURN

OPT_RX_AUD_SEND_DETECTOR

OPT_RX_AUD_SEND_UNMUTED

OPT_TX_AUD_FLAT_RETURN

OPT_TX_AUD_RETURN

OPT_TX_AUD_SEND

PWR_SET

RESET

SCI

SPI_CLK

SPI_DATA_OUT

SQ_DET

SW_B+

9

16_8_MHZ

3V

5V

ASFIC_CS

BATT_CHARGE

BOOT_ENA

BW_SEL

CH_ACT

DEMOD

EXT_MIC_PTT

F1200

HSIO

1000pF

100pF

C405

C409

1000pF

3 A2

B1 2

4

B2

USWB+

5V

5V

C404

VOX

VS_CS

VS_INT

VS_RAC

uP_CLK

SWITCH

S442

1 A1

OPT_DATA_READY

OPT_ENA

PTT

RESET

RSSI

RX_ENA

SCI

SPI_CLK

SPI_DATA_IN

SPI_DATA_OUT

SQ_DET

SW_B+

SYNTH_CS

TX_ENA

VOLUME

D3_3V

DISPL_COM_DATA_SEL

DISP_ENA

EXT_MIC_PTT

F1200

FREQ_SEL_0

FREQ_SEL_1

FREQ_SEL_2

FREQ_SEL_3

HSIO

KEYPAD_COL

KEYPAD_ROW

LOCK

LSIO

ON_OFF

OPT_BUTTON_1

OPT_BUTTON_2

R501

3V

5V

ASFIC_CS

BACKLIGHT

BATT_DETECT

BOOT_ENA

CH_ACT

R503

100

13

100

CNTL_16_8_MHZ

D3_3V

3V

10

C500
1000pF

23

5T

CNTL_BW_SEL

TP403

TP301

5

SW_B+

20

27

C406
100pF

5T

SPI_CLK

BW_SEL

MOD_OUT

SYNTH_CS

RSSI

SPI_DATA_OUT

5R

5V

USWB+

TX_ENA

DEMOD

3V

16_8_MHZ

LOCK

PWR_SET

Figure 12-33. UHF (438-470 MHz) Controller Interconnect Schematic Diagram (8486348Z13-C)

Advertising
This manual is related to the following products: