Intel 80L186EA - Manual (Page 37)

80C186EA 80C188EA 80L186EA 80L188EA
272432-18
NOTES
1 During the data phase of the bus cycle A19 S6 is driven high for a DMA cycle
2 Pin names in parentheses apply to the 80C188EA
Figure 18 Write Cycle Waveform
37
37