www.ti.com
Schematics and Layout
Figure 11. CDCE421EVM Board—Block A Schematic
16
10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board
SCAU020 – March 2007
Submit Documentation Feedback
