Figure 8 – Texas Instruments TMS320C6457 User Manual
Page 19
Advertising
HCS
HAS
HSTRB
HR/W
HCNTL[1:0]
HRDY
A
HHWIL
Data 1
Data 2
HD[15:0]
Internal
HPI latches
control information
HPI latches
data
HPI latches
control information
HPI latches
data
www.ti.com
HPI Operation
Figure 8. 16-Bit Multiplexed Mode Host Write Cycle Using HAS
A
Depending on the type of write operation (HPID without autoincrementing, HPIA, HPIC, or HPID with
autoincrementing) and the state of the FIFO, transitions on HRDY may or may not occur. For more information, see
.
19
SPRUGK7A – March 2009 – Revised July 2010
Host Port Interface (HPI)
Copyright © 2009–2010, Texas Instruments Incorporated
Advertising