Image processing & recognition, Xilinx automotive, 9"4qbsubo – Xilinx Automotive User Manual
Page 4: Image processing and recognition automotive, Four-camera system for surround view, Spartan-6 fpga sp605 evaluation kit
IMAGE PROCESSING AND RECOGNITION
AUTOMOTIVE
5
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiMEM
(memory
controller)
logiVIEW
(Lens Distortion
Correction /
Perspective
Projection)
I2C
Control
LogiFLASH
LogiCVC
DVI
Trans
LCD
LVDS
Camera
LVDS
Camera
LVDS
Camera
LVDS
Camera
DDR2/
DDR3
NOR
Flash
P
L
B
B
U
S
MicroBIaze
I2C
Control
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiBAYER
(demosaicing)
logiFLASH
logiMEM
(memory
controller)
logiBRICKS IP cores from Xilinx Alliance Partner Xylon
APPLICATION
M A R K E T
D O M A I N
B A S E
P L A T F O R M
4
IMAGE PROCESSING & RECOGNITION
Xilinx Automotive
)3*$
s offer low-cost digital signal
processing with the higher bandwidth and lower
power required for high-volume driver assistance
(DA)
systems, delivering the real-time processing
performance that is ideal for vision-based applications
requiring a throughput minimum of 30 frames
per second.
Four-Camera System for Surround View
5IF9JMJOY"VUPNPUJWF5BSHFUFE%FTJHO1MBUGPSNGPSGPVSDBNFSBTVSSPVOEWJFX
provides the multi-camera support and image processing needed to stitch four
JNBHFTJOUPBTFBNMFTTTJOHMFJNBHFXJUI%NVMUJBOHMFWJFX&YUFOTJWFJNBHF
QSPDFTTJOH*1
JNBHFDPNQFOTBUJPOGPSGJTIFZFMFOTBOEDBNFSBPGGTFUTBSFVTFE
to provide a single matched image for parking assistance.
Vision-based Driver
Assistance Applications:
/JHIU7JTJPO
-BOF%FQBSUVSF8BSOJOH
1BSL#BDLVQ"JE
4VSSPVOE7JTJPO
#MJOETQPU%FUFDUJPO
$PMMJTJPO8BSOJOH
1FEFTUSJBO%FUFDUJPO
4UFSFP7JTJPO
4JHO3FDPHOJUJPO
9"4QBSUBO
®
TFSJFT'1("TEFMJWFS
NPSFSBX%41UISPVHIQVUUIBOBOZ
PUIFSMPXDPTU'1("XJUIQBSBMMFM
processing, significantly outperforming
USBEJUJPOBMTFSJBM%41GBNJMJFT%PNBJO
PQUJNJ[FEEFWJDFTPGGFSIJHI*0UP
MPHJDSBUJPBOEIJHICBOEXJEUI%41
with lower power consumption,
abundant on-chip system resources,
and broad connectivity support.
Additionally, in a market that is driven by
differentiation, the reprogrammability of
'1("TPGGFSDVTUPNJ[BUJPOBEWBOUBHFT
over fixed function hardware accelerator
CMPDLTGPVOEJOTFSJBM%41T8JUINPSF
functionality and bandwidth per dollar
than was previously possible, XA
4QBSUBO'1("TTFUOFXTUBOEBSET
in the programmable logic industry and
offer a cost-effective, reconfigurable
BMUFSOBUJWFUP"4*$T
"441T
and microcontrollers.
Spartan-6 FPGA SP605 Evaluation Kit
5IF4QBSUBO'1("41&WBMVBUJPO,JUEFMJWFSTUIFCBTFGFBUVSFTPGB9JMJOY
5BSHFUFE%FTJHO1MBUGPSNJOPOFGMFYJCMFFOWJSPONFOUGPSTZTUFNEFTJHO5IFLJU
JOUFHSBUFTIBSEXBSF
TPGUXBSF
*1
BOEQSFWBMJEBUFESFGFSFODFEFTJHO±BOEFYBNQMFT
POIPXUPMFWFSBHFGFBUVSFTTVDIBTIJHITQFFETFSJBMUSBOTDFJWFST
1$*&YQSFTT
®
%7* BOEPS%%3±TPEFTJHOFSTDBOCFHJOEFWFMPQNFOUSJHIUPVUPGUIFCPY
The Challenges
3FBMUJNFQSPDFTTJOHPGIJHISFTPMVUJPO
JNBHFTJTCFZPOETFSJBM%41DBQBCJMJUJFT
&NFSHJOHNBSLFUXJUIDIBOHJOH
standards, dynamic application
requirements, and rapid algorithm
evolution late in the development cycle
The Xilinx Advantage
'1("QBSBMMFMQSPDFTTJOHQSPWJEFTIJHI
data throughput needed for real-time
sensor data crunching
1SPHSBNNBCMFEFWJDFTBOE*1CMPDLT
enable late stage design changes without
significant time-to-market impact
3FDPOGJHVSBCMFIBSEXBSFPGGFSTUIF
flexibility to implement “in-system” feature
changes and product upgrades
3BOHFPG'1("EFOTJUJFTBOEQBDLBHFT
means that standard platforms can be
easily scaled and features bundled based
on application requirements
;,/,1;$872027,9(7$5*(7(''(6,*13/$7)250
5IF4QBSUBO'1("41&WBMVBUJPO
,JUJTVTFEBTUIFCBTFQMBUGPSNGPSUIF
4VSSPVOE7JFX5BSHFUFE%FTJHO1MBUGPSN
with an additional camera interface
CPBSEDPOOFDUFEWJBUIF'.$ '1("
.F[[BOJOF$BSE
DPOOFDUPSBOE
four cameras.
%$6(3/$7)250