Xilinx Automotive - Manual (Page 6)

VEHICLE NETWORKING AND CONNECTIVITY
9
VEHICLE NETWORKING & CONNECTIVITY
The programmable architecture and built-in connectivity
of Xilinx
)3*$ s is ideally suited for automotive
infotainment and in-vehicle networking applications,
from development through production. The same
hardware can be used for multiple car models with
different feature offerings and connectivity added or
updated as networking standards change over time.
The integration of vehicle network connections along
with audio/video processing acceleration or graphics
subsystems on a single Xilinx device creates an efficient,
cost-effective system that works independently or with
other application-specific devices.
Audio Subsystem
Analog Audio IN
Digital Audio OUT
Digital Video IN
Analog Video IN
Network Connectivity
Control
User Connectivity
Graphics Sub System
SATA
LogiCORE IP
MOST NIC
LogiCORE IP
CAN
MLB
CAN
PHY
IDT
PLL
A/D
CVBS
Decoder
GTP
GTP
Mem Controller
LVDS
LVDS
PCIe
Pipe
Logic
TFT
TFT
Hard Drive
or
Media Disk
INIC
FOT
HOST
DSP/uC
(A/V Processing)
DRAM
P
L
B
B
U
S
MicroBlaze
SD2.0
Display
Control
Display
Control
Sample
Rate Converters
Data
Routing
Engine
Graphics
Acceleration
(2D/3D) Video
Input
Companion
Chip Control
(inc DMA
Engine)
I2S
Bank
APIX
I/F GTP
logiBRICKS IP cores from Xilinx Alliance Partner Xylon
PCIe Mini Card Cable
SD Cable
USB
Other (unconnected)
Host Interfaces
– PCIe
– USB
– SD
– GPIO (50 I/O)
Spartan 6
150T
FGG676
DDR2 Video I/O
– 6 X inputs
(CVBS, S-Video,
NTSC, PAL)
– DVI Out
Audio I/O
– 4X Stereo inputs
– 4X Stereo outputs
Automotive
Connectivity
– 2 X CAN
– 1 X LIN
– 1 X MOST25
logiCRAFT-CC Companion Chip Platform
2x8 Expansion Daughtercard System PCIe Edge
Connector
2X Family
Application Interface
Daughtercards
1X Family
APPLICATION
M A R K E T
D O M A I N
B A S E
P L A T F O R M
AUTOMOTIVE
8
5IF
MPHJ$3"'5$$
EFWFMPQNFOU
CPBSE
JT
QBSU
PG
UIF
CBTF
QMBUGPSN
PG
UIF

*OGPUBJONFOU
$PNQBOJPO
$IJQ
5BSHFUFE
%FTJHO
1MBUGPSN
*U
QSPWJEFT
DPNQMFUF

IPTU
JOUFSGBDF
GMFYJCJMJUZ
BOE
TFWFSBM
QPQVMBS
QFSJQIFSBM
JOUFSGBDFT
*O
BEEJUJPO


eight expansion slots provide for enhanced application specific flexibility and
DBO
CF
VTFE
JO
WBSJPVT
DPNCJOBUJPOT
&YQBOTJPO
CPBSE
MBZPVU
UFNQMBUFT
BSF

provided for users wishing to develop their own application specific boards,
which enables full prototyping of specific end products.


MPHJ$3"'5$$
JT
BWBJMBCMF
GSPN
9JMJOY
1SFNJFS
"MMJBODF
.FNCFS
9ZMPO
Vehicle Networking and
Connectivity Applications:
Б

.045
Б

$"/
Б

"1*9
Б

1$*
&YQSFTT
Á

&UIFSOFU
"7#
Б

-7%4
Б

34%4
Б

64#
Б

4%
$BSE
Á

*0
&YQBOTJPO
Á

*0
)VC
Today’s vehicles would require
hundreds of dedicated point-to-point
connections for switches, sensors,
motors, and controls to handle the
myriad of communications possibilities.
Xilinx supports multiple in-vehicle
networking standards that eliminate
the need for bulky, expensive, and
complex wiring. XA devices with
JOUFHSBUFE
1$*
&YQSFTT
® compliant
blocks are especially well-suited for
automotive infotainment applications
for chip-to-chip communication, either
BT
B
DPNQMFUF
'1("CBTFE
TZTUFN

on-chip, or as a dedicated companion
DIJQ
UP
BO
"441

NJDSPDPOUSPMMFS
PS

%41CBTFE
EFWJDF

Robust Support for Vehicle
Networking Standards

.FEJB
0SJFOUFE
4ZTUFNT
5SBOTQPSU

.045 ® )

$POUSPMMFS
"SFB
/FUXPSL
$"/

"VUPNPUJWF
1JYFM
-JOL
"1*9

&UIFSOFU
"VEJP
7JEFP
#SJEHJOH
&"7#
The Challenges

*OGPUBJONFOU
JT
QBSU
PG
B
GBTU
DIBOHJOH


consumer-driven segment within the
automotive market

$IBOHJOH
OFUXPSLJOH
TUBOEBSET
DBO

delay rollout or add costs across
multiple platforms

-JNJUFE
TVQQPSU
GPS
BVUPNPUJWFTQFDJGJD

interfacing standards with popular
general-purpose microcontrollers
BOE
%41CBTFE
QSPDFTTPST

The Xilinx Advantage

6MUJNBUF
GMFYJCJMJUZ
XJUI
QSPHSBNNBCMF

interfacing options for different standards


4DBMBCMF
EFWJDF
EFOTJUZ
FOTVSFT
PQUJNBM

solution for target application


"VUPNPUJWFTQFDJGJD
GVODUJPOT
XJUI

FYUFOTJWF
*1
TVQQPSU


$PNQBUJCJMJUZ
XJUI
TUBOEBSE
DIJQ

solutions through collaboration with
industry consortia and processing
platform suppliers
5IF
9JMJOY
"VUPNPUJWF
*OGPUBJONFOU
$PNQBOJPO
$IJQ
5BSHFUFE
%FTJHO
1MBUGPSN

provides flexible interfacing and is optimized to compliment existing or preferred
IPTU
QSPDFTTPST
"WBJMBCMF
*1
BOE
TPGUXBSF
FOBCMFT
SBQJE
FYUFOTJPO
PG
TZTUFN

JOUFSGBDFT

QFSJQIFSBMT

PS
QSPDFTTJOH
XJUI
NJOJNBM
EFWFMPQNFOU
FGGPSU
7BSJPVT

popular host processor interfaces are supported and can be changed quickly
based on host availability and overall bandwidth required.
,1)27$,10(17&203$1,21&+,37$5*(7(''(6,*13/$7)250
Companion Chip Rapid Prototyping System
%$6(3/$7)250