Fes7611 – Acnodes FES7611 User Manual

Page 49

Advertising
background image

661 Brea Canyon Rd., Suite 3

Walnut, CA 91789

tel: 909.598.7388, fax: 909.598.0218, www.acnodes.com

© Copyright 2009 Acnodes, Inc.

All rights reserved. Product description and product specifications

are subject to change without notice. For latest product information,

please visit Acnodes’ web site at www.acnodes.com.

FES7611

Fanless Embedded Controller comes with

Intel Celeron M ULV 1.0GHz Processor

DRAM TIMING BY SELECTABLE:

This allows you to select the DRAM timing.

CAS LATENCY TIME:

When synchronous DRAM is installed, the number of clock cycles of CAS

latency depends on the DRAM timing.

ACTIVE TO PRECHARGE DELAY:

This item controls the number of DRAM clocks for TRAS.

DRAM RAS# TO CAS# DELAY:

This field let's you insert a timing delay between the CAS and RAS strobe signals, used when DRAM
is written to, read from, or refreshed. Fast gives faster performance; and Slow gives more stable
performance. This field applies only when synchronous DRAM is installed in the system.

DRAM RAS# PRECHARGE:

If an insufficient number of cycles is allowed for the RAS to accumulate its charge before DRAM re-
fresh, the refresh may be incomplete and the DRAM may fail to retain data. Fast gives faster perfor-
mance; and Slow gives more stable performance. This field applies only when synchronous DRAM is
installed in the system.

DRAM DATA INTEGRITY MODE:

Select Parity or ECC (error-correcting code), according to the type of installed DRAM.

SYSTEM BIOS CACHEABLE:

Selecting Enabled allows caching of the system BIOS ROM at F0000h- FFFFFh, resulting in better
system performance. However, if any program writes to this memory area, a system error may result.

VIDEO BIOS CACHEABLE:

Select Enabled allows caching of the video BIOS, resulting in better system performance. However,
if any program writes to this memory area, a system error may result.

MEMORY HOLE AT 15M-16M:

You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it
cannot be cached. The user information of peripherals that need to use this area of system
memory usually discusses their memory requirements.

Advertising
This manual is related to the following products: