05 altr e informazioni diagrammi a blocchi, Italiano – Samsung UE46C6900VQ User Manual

Page 125

Advertising
background image

63

Italiano

05

Altr
e informazioni

Diagrammi a blocchi

O

N

EN

A

N

D

(M

O

N

O

) 1

G

B

DDR2

I/

F

Lo

ca

l B

U

S

D

D

R

2

(6

4

M

B

)

D

D

R

2

(6

4

M

B

)

D

D

R

2

(6

4

M

B

)

D

D

R

2

-1

0

6

6

(1

2

8

M

B

1

6

b

X

2

,

1

2

8

M

B

8

bX

4

)

C

I

TS
pa

ra

lle

l

•S

ca

le

r

S

U

B

M

IC

O

M

IR

/K

ey

H

ot

el/

W

all

IC

-UART

UART

5

3

3

M

H

z

In

te

rr

u

pt

D

IF

D

D

R

2

(6

4

M

B

)

D

D

R

2

(6

4

M

B

)

D

D

R

2

(6

4

M

B

)

D

D

R

2

(6

4

M

B

)

(

)

1

2

8

M

B

8

b

X

4

)

Tu

n

er

Service

S

C

A

R

T1

R

G

B

IC

UART

D

EB

U

G

W

is

e L

in

k

(H

D

D

)

U

S

B

2

.0

*

2

EM

A

C

_

P

H

Y

II

C

R

TL

8

2

0

1

S

D

V

ID

EO

H

D

V

ID

EO

S

C

A

R

T L

R

Ex

t

Service

LAN

C

V

B

S

CVBS

sw

itc

h

C

V

B

S

D

D

R

2

-8

0

0

(3

2

M

B

X

1

6

)

R

TL

8

2

0

1

YPbP

r

D

D

R

2

-8

0

0

(3

2

M

B

X

1

6

)

AV

LAN

6

4

M

B

LV

D

S

SIF_I2S

VAL_SPDIF

R

G

B

H

V

FR

C

P

C

Component

S

P

D

IF

Optica

l

H

D

M

I

4

x1

S

W

TM

D

S

Audio

AM
P

S

P

K

V

A

L_

I2

S

TX

1

_

S

P

K

P

C

M

_

I2

S

_

D

A

TA

V

A

L_

I2

S

TX

1

_

M

O

N

IT

O

R

PC/DVI Audio

H

D

M

I

(4

ea

)

Audio

S

/W

, A

/D

D

/A

*

2

, A

M

P

(SCART1/2

LR

O

U

T)

Audio

AM
P

W

oo

fe

r

H

/P

Main Boa

rd

Chip Se

t

Main Boar

d Chip Set

[UC6900_ZT]BN68-02843G-02L04.indb 63

2010-09-02 오후 3:31:07

Advertising