Cirrus Logic CS4221 User Manual
Bit stereo audio codec with 3v interface, Preliminary product information, Features
Advertising
This manual is related to the following products:
Table of contents
Document Outline
- CS4220 CS4221
- Features
- Description
- 1. CHARACTERISTICS and SPECIFICATIONS
- 2. Typical Connection Diagram — CS4220
- 3. Typical Connection Diagram — CS4221
- 4. REGISTER QUICK REFERENCE - CS4221
- 5. REGISTER DESCRIPTIONS - CS4221
- 5.1.1 Power Down ADC (PDN)
- 5.1.2 Left and Right channel High Pass Filter Defeat (HPDR-HPDL)
- 5.1.3 Left and Right Channel ADC Muting (ADMR-ADML)
- 5.1.4 Calibration Control (CAL)
- 5.1.5 Calibration Status (CALP) (Read Only)
- 5.1.6 Clocking Error (CLKE) (Read Only)
- 5.2.1 Mute on Consecutive Zeros (MUTC)
- 5.2.2 Mute Control (MUTR-MUTL)
- 5.2.3 Soft RAMP Control (SOFT)
- 5.2.4 Soft RAMP Step Rate (RMP)
- 5.4.1 Attenuation level (ATT7-ATT0)
- 5.5.1 De-emphasis Control (DEM)
- 5.5.2 Serial Input/Output Data SCLK Polarity Select (DSCK)
- 5.5.3 Serial Data Output Format (DOF)
- 5.5.4 Serial Data Input Format (DIF)
- 5.6.1 Left and Right Channel Acceptance Bit (ACCR-ACCL)
- 5.6.2 Left and Right Channel ADC Output Level (LVR and LVL)
- 5.7.1 Master Clock Control (MCK)
- 6. PIN DESCRIPTIONS — CS4220
- 7. PIN DESCRIPTIONS — CS4221
- 8. APPLICATIONS
- 8.1 Overview
- 8.2 Grounding and Power Supply Decoupling
- 8.3 High Pass Filter
- 8.4 Analog Outputs
- 8.5 Master vs. Slave Mode
- 8.6 De-emphasis
- 8.7 Power-up / Reset / Power Down Calibration
- 8.8 Control Port Interface (CS4221 only)
- 8.8.1 SPI Mode
- 8.8.2 I2C Mode
- 8.9.1 Auto-Increment Control (INCR)
- 8.9.2 Register Pointer (MAP)
- Figure 6. Control Port Timing, SPI mode
- Figure 7. Control Port Timing, I2C mode
- Figure 8. Serial Audio Format 0 (I2S)
- Figure 9. Serial Audio Format 1
- Figure 10. Serial Audio Format 2
- Figure 11. Serial Audio Format 3
- Figure 12. Optional Input Buffer
- Figure 13. Single-ended Input Application
- Figure 14. 2- and 3-Pole Butterworth Filters
- Figure 15. Hybrid Digital/Analog Attenuation
- Figure 16. Hybrid Analog/Digital Attenuation
- 9. ADC/DAC FILTER RESPONSE
- 10. PARAMETER DEFINITIONS
- 11. PACKAGE DIMENSIONS